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ABSTRACT 
 
Demands for data storage and computer memory are growing exponentially. It is thus 
essential to find a new scalable, energy-efficient memory technology. We have been 
investigating the smallest and most energy-efficient data storage technology, based on phase 
change materials (PCMs) rather than conventional charge-based memory technology. PCMs are 
materials which undergo a large change in resistance in the presence of electric and thermal 
fields. Memory based on PCMs could be ten times denser and one hundred times more energy-
efficient than present technologies, enabling instant turn-on computers and mobile devices (smart 
phones) that could last for weeks on a single battery charge. 
One drawback of PCM technology is its relatively high programming power, since the PCM 
bit needs to be heated above its crystallization temperature during operation. If we can reduce the 
size of the electrodes which controls the size of the PCM bit, we could significantly reduce the 
programming power. In this work, We have been working to achieve the most energy-efficient 
memory to date by integrating PCMs with nanoscale electrodes made from carbon nanotubes 
(CNTs). CNTs are the smallest conductors known today, with diameters ranging from ~1-5 nm. 
Firstly, We investigated the compatibility of CNTs with PCMs and the feasibility of 
integrating the two materials. We demonstrated for the first time that CNTs can be used as a 
heater to induce ultra-narrow phase change regions in PCMs such as Ge2Sb2Te5, while applying 
currents on the order of 10 μA. We then designed and built lateral PCM memory devices with 
nanoscale CNT electrodes. We created tiny gaps, roughly 20 nm in width, in the middle of CNTs 
and placed PCMs inside these gaps. We demonstrate reversible switching with programming 
currents from 1 to 8 µA, more than 100× lower than state-of-the-art PCM devices, enabled by the 
very small volume of PCMs addressed with a single CNT. We performed a device scaling study 
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on more than 100 such devices, which suggests that our device is highly scalable with the bit size 
and memory switching is possible with voltages below 1 V and energy less than fJ/bit.  
We have since developed a novel lithography-free, self-aligned technique to fabricate sub 
40-nm PCM nanowires with CNT electrodes.  By covering our CNT device with PMMA (eBeam 
resist) and then passing current through the CNT, the device gets hot from Joule heating, which 
evaporates the PMMA directly covering the CNT and creates a narrow trench. We then create 
nanogap in the CNT and sputter-deposit PCMs to fill the nanogap and trench in PMMA. A PCM 
nanowire that is self-aligned with the two CNT electrodes is formed, after PMMA lift-off. These 
devices show excellent characteristic threshold switching behavior with programming currents 
(~0.1 μA SET, ~1.6 μA RESET) and power dissipation among the lowest reported to date. We 
also adopted this self-align technique and developed a new approach to achieve individually 
electrically addressable CNTs using Cu as an etch mask.  
We also studied AlOx-based resistive random access memory with CNT crossbar electrodes. 
We showed both metallic and semiconducting CNTs would effectively switch AlOx bits and 
demonstrated  ON/OFF ratios up to 105 with programming currents of 1 to 100 nA.   
From a practical aspect, our research has demonstrated PCM-based memory with 100× 
lower power consumption than previous state-of-the-art devices. From a fundamental aspect, our 
study has examined the ultimate limits of PCM devices, down to dimensions of single molecules. 
Our findings address the potential size and power reduction that are possible for programmable 
bits of PCM. These results are encouraging for ultra-low power electronics and memory based 
on programmable PCM with nanoscale carbon interconnects. Such advances could open exciting 
opportunities from mobile electronics to cloud computing, all applications requiring extensive, 
energy-efficient data storage. 
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CHAPTER 1 
INTRODUCTION 
1.1 Energy Consumption in Memory  
 In today’s information technology era, demands for memory and data storage are 
growing exponentially. Besides growth in the traditional sector that includes data center and 
computers, the ubiquitous presence of portable electronic devices such as laptops, mobile 
phones, tablets, digital cameras, MP3 players etc. are also driving the memory market. Figure 1.1 
(A) shows the annual number of bits shipped globally for DRAM [1] and flash memories [2]. In 
2010 alone, more than 1010 gigabits (Gbits) are shipped for both DRAM and flash and these 
numbers are growing at an annual rate of ~40-80 % based on past performances and predictions 
[3]. In 2012, IC Insights predicted that flash sales would be 32.8 billion dollars, overtaking the 
annual revenue of the DRAM market for the first time.  
All the successes in the semiconductor memory industry are made possible thanks to the 
scientists and engineers who strive to make the integrated circuit devices smaller, better and 
cheaper. In 1965, Intel co-founder Gordon Moore predicted the trend that the number of 
components in integrated circuits would double every 18 months [4], later known as “Moore’s 
law”. In the past 40 years, Moore’s law has served as an excellent guide in the semiconductor 
industry. In Figure 1.1 (B), we see the scaling trend of the minimal feature size F in both DRAM 
and flash from 2000 to present and their predicted trends into 2020 [5]. By making the devices 
smaller, we are able to cram more bits in the same area. We see from Figure 1.1 (C) that the area 
density for DRAM and flash has grown to a whopping 10 and 77 Gbits/cm2, respectively. 
However, we could not sustain this scaling trend forever. Besides issues like lithography, leakage 
and reliability that we expect to encounter when we shrink the device dimensions, power 
2 
 
dissipation is also becoming a universal challenge as we cram more bits in an increasingly 
smaller chip. Figure 1.1 (D) shows that the typical power density of microprocessors (CPUs) 
flattened out after 2004 after it reached ~100 W/cm2 [6], approximately an order of magnitude 
higher than that of a hot plate. Power dissipation is now the limiting factor for computing 
performances. 
Memory is a significant contributor to power dissipation in all electronics from mobile 
phones to data centers. Figure 1.2 shows that the power dissipated in memory system accounts 
for 7%, 23% and 14% of the total power in a typical data center [7-9], laptop [10] and smart 
phone [11], respectively. In data centers, close to 40% of the total facility power is devoted for 
cooling. Power consumption is further complicated on the system level. As clock frequency and 
wiring density increases in microprocessors, power dissipated in interconnects become 
increasingly more significant, accounting for 55% (27% due to signal wirings and 28% due to 
clock) of the total power dissipation in CPU [12] and this value is expected to rise to 80% in the 
future [13]. Looking from another perspective, the energy consumption in conventional 
microprocessors is dominated by overhead power due to the existences of complex architecture 
and memory hierarchy [14]. While computer architects are working to improve the power 
efficiency at the system level, we should also seek for ways to reduce the energy per pit 
consumed at the transistor level in existing memory technologies and at the same time, search for 
novel low power memory technology.  
1.2 Organization of the Dissertation 
In this dissertation, we investigate the fundamental scaling limit of phase change materials 
(PCM) in terms of device dimension, programming current and power consumption by utilizing 
carbon nanotubes as nanoscale interconnects for phase change random access memory 
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(PCRAM). This dissertation is mainly experimental and supported by finite element modeling 
(FEM) to explain the nanoscale electrical and thermal transport in the devices. 
In Chapter 2, we briefly review the developments, scaling trends and fundamental limits of 
traditional memory technology such as DRAM and flash. We then turn our attention to PCRAM, 
an energy-efficient, scalable next-generation non-volatile memory technology. 
In Chapter 3, we demonstrate for the first time that carbon nanotube could be used as 
nanoscale heaters to induce phase change in Ge2Sb2Te5 (GST), a commonly used phase change 
material. The programming current is as low as 25 μA, an order of magnitude less than current 
state-of-the-art PCRAM devices. Our finite element model reveals the temperature and phase 
distribution in GST and CNT during the heating process. 
In Chapter 4, we build a lateral nanotube-PCM device by using carbon nanotubes as 
interconnects and demonstrate reversible phase change in GST. Our device has an active region 
in the order of 1000 nm3 and shows exceptionally low programming current and power 
consumption. Our scaling study based on more than 100 such devices suggests that PCM is 
highly scalable and energy efficient. 
In Chapter 5, we develop a novel lithography-free technique to fabricate sub-40 nm phase 
change nanowires that are self-aligned to the carbon nanotube electrodes. This elegant and yet 
simple technique allows us to eliminate the parasitic leakage pathways in our previous lateral 
nanotube-PCM devices and achieve even lower power consumption and better endurance 
performance. Our self-aligned nanotube-PCM nanowire also has excellent on/off ratio (~1000×), 
opening an opportunity to a multi-level cell (MLC) scheme. 
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In Chapter 6, we build vertical PCM devices with CNT crossbar electrodes.  By placing a 
PCM bit between two orthogonal CNTs, the cross-sectional area of the active bit is as small as 4 
nm2, defined by CNT diameters. This allows us to examine the ultimate scaling limit of PCMs. 
In Chapter 7, we conclude the dissertation with a summary of key findings and discussions 
of possible future directions. 
  
5 
 
1.3 Figures 
 
 
 
Figure 1.1 (A) Global DRAM [1] and flash memory [2] annual bits shipment. (B) Technology node 
scaling of DRAM and flash memory [5]. Flash memory has surpassed DRAM technology node since 
2005. (C) Area densities of DRAM and flash memory in the past decade and their projections [5]. (D) 
Exponential increase of CPU power density flattens out after it reached ~100 W/cm2 [6], an order of 
magnitude hotter than a typical hot plate. 
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Figure 1.2 Breakdown of typical power dissipation in data centers [7-9], laptops [10] and smart phones 
[11]. For a 5000-square-foot data center, memory and storage accounts for 7% of the total energy 
consumption. When a laptop is under the “stress” of playing a 3D game (with full LCD brightness), the 
memory (including graphical) consumes 23% of the total power dissipation. For a smart phone tested 
under a usage pattern that resembles the typical usage of a regular user, memory contributes to 14% of the 
energy use on average.  
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CHAPTER 2 
SCALING AND POWER DISSIPATION IN MEMORY DEVICES 
2.1 Dynamic Random Access Memory  
Most modern computing systems adopt a memory hierarchy that consists of three levels: (1) 
on-chip memory, (2) main memory and (3) storage. The on-chip memories (processor registers 
and caches) provide the fastest access time to accommodate the immediate needs of the 
processors and are typically most expensive and least dense. The main memories are dedicated to 
store data for quick access. They are usually 10-100× slower and more than 100× larger in 
capacity than on-chip memories and are also more affordable in price. Storage refers to long-
term preservation of data even after power-off. These non-volatile memories including hard-disk 
drives (HDD), solid-state devices (flash), magnetic tape and/or optical disks, usually store large 
amounts of data and provide much slower access time.  
DRAM technology has dominated the main memory market since the 1970s. Ever since the 
invention of the one-transistor, one-capacitor cell by Dennard [1] in the late 1960s, DRAM 
technology has progressed at an amazing pace for the past 40 years. Its fast access time, low cost 
and high reliability makes DRAM well suited for satisfying computing demands. The scaling of 
the minimum feature size (F) in DRAM has been the driving force for the semiconductor 
industry until 2005, when NAND flash surpassed the DRAM technology node. 
We notice that the number of bits shipped in DRAM has been increasing for every year 
since the mid-1970s. The annual volume growth rate of shipped bits was an absurd 150% for the 
first 15 years, a striking 70% for the following 15 years and a still reputable 50% since then [2]. 
During this time, DRAM has evolved from a chip with only 1024 (1K) bits for data storage to 
modules in production having 4 gigabits (GB). DRAM’s granularity (the number of bits per 
9 
 
chip) had sustained a 4× increment in every generation from the 1 Kb chip in the 1970s until the 
industry introduced the 128 Mb chip, after which a 2× growth per cycle has been the norm 
(Figure 2.1 (A)).  
The DRAM industry followed Moore’s law better than any other semiconductor products, 
with a 4× increase in bits per chip every three years until the mid-1990s. Moore’s identified three 
vital factors for maintaining the rapid increase of the number of transistors per chip: the increase 
of the die size to accommodate more transistors in the chip, the reduction of the cell area and the 
improvement in lithography resolution to build smaller features [3]. These recipes had driven the 
DRAM industry in the past decades. However, despite the more rapid improvement in 
lithography progress in the past decade, the improvements of DRAM’s granularity actually 
slowed down to 2× in every three years. To understand this counter-intuitive trend, we should 
consider the other two factors: the die size and the cell area. DRAM die size had increased to fit 
more bits per chip until the 64 Mb generation [2]. However, further increase in die size was not a 
viable option, especially from an economic view. The die size determines the number of die per 
wafer, which is one of the most important parameters for cost. The cell size of DRAM had also 
reached to a 6-8 F2 limit, where F is the minimum feature size. For cross-point cells in an array, 
the minimum cell area is 4 F2, if we assume the width of the interconnect wires and the 
separation between the wires are both F. Thus, a 6 F2 cell area is approaching the theoretical 
limit, unless a multiple bit per cell scheme is adopted which compromises the access speed. 
Thus, although the lithography process has improved rapidly, the relatively stable die size and 
cell area has caused the growth rate of DRAM’s granularity to slow down. 
As today’s computing systems become more memory intensive, power dissipation in 
memory has become a significant issue. Studies have shown that the DRAM system accounts for 
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7% of the total power in data centers [4-6]; 23% in a typical laptop [7] and 14% in smart phones 
[8]. Researchers have been constantly looking for ways to build a more energy efficient DRAM 
module. These power reduction techniques could be broadly categorized into two approaches: 
(1) from the system level to design more efficient memory architectures and (2) from the 
transistor level to reduce the fundamental energy per bit. Figure 2.1 (B) shows the scaling trend 
of the energy required to read or write one bit of data in DRAM at the device level (only 
considered the energy associated in the cell), reported by Vogelsang [9]. Vogelsang also studied 
the contributions to DRAM energy consumption in three different generations of DRAM device 
(Figure 2.1 (C)). The interesting trend revealed in this work is the shift from storage cell in the 
array to the signal wiring and peripheral circuitries as the most dominant contributor to overall 
energy consumption in DRAM. Circuit designers are actively working to optimize DRAM’s 
architecture [10, 11] and improve the energy efficiency [12, 13]; while materials scientists and 
device engineers are striving to lower the power dissipation in the selection transistor and storage 
capacitor. Like all CMOS devices, operating DRAM devices means charging/discharging a 
capacitance C (e.g. storage capacitor, transistor gate etc.) at a voltage V. So the total power usage 
in DRAM is then the sum over all of these events multiplied with their occurrence frequency: 
ܲ ൌ ∑ ଵଶ ܥ௜ ௜ܸଶ ௜݂     (2.1) 
This suggests that the capacitances (dielectric and wiring) and voltages scaling are crucial to 
energy efficient DRAM devices. 
A typical DRAM device consists of a storage capacitor and a field effect transistor (FET) for 
cell selection (Figure 2.2 (A)) [14]. The storage capacitor could be either charged or discharged, 
corresponding to the conventional memory bit “0” and “1”. During the READ operation, the 
transistor is turned on so that the storage capacitor is connected to the bitline and transfer the 
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stored charge to the bitline, causing a change in the bitline voltage. This signal voltage ∆Vsignal 
can be calculated by: 
 ∆ ௦ܸ௜௚௡௔௟ ൌ ଴.ହൈ஼ೞ೟೚ೝೌ೒೐ൈ௏ೞ೟೚ೝೌ೒೐஼ೞ೟೚ೝೌ೒೐ା஼್೔೟೗೔೙೐     (2.2) 
where the factor 0.5 is included to tolerate a maximum of 50% of charge loss due to leakage. 
This signal voltage is sensed by a remote sensing amplifier. The design of remote sensing allows 
the DRAM cell size to be kept small to ensure high density, but it also imposes a limitation such 
that ∆ ௦ܸ௜௚௡௔௟ ൒ 0.1	V to achieve fast and reliable sensing [14]. So on one hand, we should keep 
the stored charge in the capacitor Qstorage = Cstorage × Vstorage small for low power dissipation; on 
the other hand, ∆ ௦ܸ௜௚௡௔௟ needs to be maintained above 0.1 V for fast and reliable sensing. This 
gives rise to a minimum capacitance value of 25 fF [15] and further reducing the storage node 
capacitance to minimize power dissipation would be challenging and compromises device 
performance.  
Now we turn our attention to voltage scaling in DRAM. There are four main voltage 
domains in DRAM: the external voltage Vdd, the bitline voltage Vbit, the wordline voltage Vpp and 
the Vint to supply FETs in the peripheral circuits. The scaling trends for all these voltages [16] are 
shown in Figure 2.2 (B). From Figure 2.2 (A), Vpp controls the gate of the NMOS selection 
transistor that have high threshold voltages. So Vpp needs to be boosted higher than Vdd and at 
least 1.5 V above Vbit (the drain voltage) to ensure that the full level is written into the storage 
capacitor during writing. The minimum threshold voltage of the transistor Vt = 0.8 V cannot be 
scaled since, to prevent data loss and minimize leakage, the off-state current of the transistor 
must be at least eight orders of magnitude less than the on-state current at Vt and the sub-
threshold slope at T = 85 ºC is 0.1 V per decade.  As a result, the scaling of Vint and Vbit have 
already flattened out and causing the scaling of the energy per bit for DRAM to slow down.   
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DRAM is volatile since the charges in the storage capacitor will slowly leak out and needs 
to be refreshed frequently (~64 ms). As we aggressively scales down the device dimensions, it is 
becoming increasingly more difficult to fabricate a low-leakage capacitor while maintaining 
adequate cell capacitance to satisfy the sensing requirements and keep the charge retention time 
(which determines the refresh frequency) constant. The major mechanisms of charge loss in 
DRAM include MOSFET subthreshold off-current, tunneling current in the gate insulator and 
storage capacitor dielectric leakage. To prevent data loss, the total charge loss due to the leakage 
currents between refresh intervals (minimum retention time) should be less than 50% of Qstorage. 
As the leakage current scales approximately exponentially with respect to the gate oxide 
thickness, the leakage current becomes unbearably large when the oxide thickness is only a few 
nanometers. That is why the industry adopted the high-κ materials to keep the physical dielectric 
thickness large and at the same time maintain adequate Cstorage. Figure 2.2 (C) shows the scaling 
trend of the equivalent oxide thickness (EOT) in DRAM capacitor in the past decade and future 
projections [16]. Nevertheless, the theoretical limit of the physical oxide thickness dc is estimated 
to be ~5 nm. And since the minimum feature size F needs to be at least greater than 2 × dc in 
current design, the solutions are still unknown as we approaches sub-20 nm technology node.  
In summary, the energy consumption in DRAM is shifting away from DRAM cell to the 
peripheral circuitry outside the array. Further scaling of DRAM in the transistor level is 
approaching its limit. This means that the industry must decide if it is willing to increase process 
costs to trade for lower power dissipation. This also opens opportunity for other emerging 
memory technologies. 
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2.2 Flash Memory 
Flash memory technology started as an unappreciated side project of Toshiba DRAM 
engineer Masuoka in the 1980s [17]. In just three decades, it has now grown to a $30-billion titan 
in the semiconductor industry. With traits such as low cost, low power consumption, high 
density, non-volatility and CMOS compatibility, flash is ideal for off-chip storage in portable 
electronic devices, which flash memory currently dominates. Figure 2.3 (A) shows the annual 
growth of Gbits of flash memory shipped for the top 10 applications in the past few years [18]. 
The market for flash memory has grown exponentially in the past, driven by the fast growing 
markets of notebooks, mobile phones, tablets, digital cameras, MP3 players and USB drives.  
Despite their differences in performances and targeted applications, the flash industry is 
remarkably similar to the DRAM industry in terms of scaling trend and market growth. Flash 
industry has witnessed exceptional technology growth in the past decade. In fact, flash has 
overtaken DRAM in minimum feature size F in 2005 and is now the driving force in the 
semiconductor industry [16]. Figure 2.3 (B) shows the growth of flash granularity (bits per chip) 
in the past decade and projection in the near future [19]. Today, 64-Gbit flash chips are in 
production compared to 2-Gbit DRAM in the market. However, because of slow access time and 
low endurance, flash is currently unsuitable for on-chip memory market, which DRAM 
dominates.  
Figure 2.4 (A) shows the schematics of a typical floating-gate device used in flash memory. 
It is very similar to a CMOS transistor except that it has two gates. A poly-Si layer called the 
floating-gate is added in between the control gate and the channel, which allows electrons to be 
trapped (or removed). In conventional MOSFET, the voltage applied to the gate controls the 
current flow from the source to the drain. In a floating-gate device, the presence/absence of 
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charges trapped in the floating-gate shifts the threshold voltage of the MOSFET [20], as depicted 
in Figure 2.4 (B). These two states correspond to the binary “1” and “0” in data storage. The 
program operation refers to injecting electrons into the floating-gate by either hot-carrier 
injection (NOR flash) or Fowler-Nordheim (FN) tunneling process (NAND flash) [21], while 
applying high voltage to the drain. To erase a cell, large voltages of opposite polarities are 
applied between the control gate and the source to allow electrons to tunnel out with the FN 
process. In earlier generations, UV-light was once used to provide the trapped electrons with 
enough energy to overcome the oxide barrier during erase, giving rise to the term flash memory 
[22]. In a large array of floating-gate devices, the distribution of the threshold voltage may look 
at Figure 2.4 (C). The READ operation is done by biasing the control gate at the reference point 
(intermediate between the threshold voltage of typical programmed and erased cells) and then 
comparing the device’s drain current to that of a reference cell.  
There are two types of flash memories NOR [23] and NAND [24] flash. In NOR flash, each 
transistor is directly connected to the wordlines and bitlines; while in NAND flash, the 
transistors are arranged in series in small blocks of 16 or 32. This configuration reduces the 
number of contacts per cell, which usually accounts for 30% of the cell area. This serial cell 
scheme allows NAND flash to have much higher packing density and lower cost than NOR 
flash. On the other hand, NOR flash offers significantly faster random access (read) since each 
cell is easily addressable. Thus NOR flash is well suited for applications where fast access time 
is crucial and modification is rare. A good example is code storage, where the program codes for 
electronic devices (computers, mobile phones) are loaded directly from NOR flash and 
reprogramming is seldom necessary. Since NAND flash could be packed much denser, it is best 
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suited for applications where performance is less important compared to cost and density, such 
as a storage unit for portable electronics.  
Flash memory is much less power hungry than DRAM devices. First, even though they are 
both charge-based memories, flash memory is non-volatile and does not need to be refreshed 
every 64 ms as in DRAM. Second, because of its targeted applications, data modifications in 
flash memory (program and erase) happen way less frequently than writing in DRAM. So even 
though the energy per bit for flash (~610 pJ/bit for program and ~67 pJ/bit for erase [25]) may 
appears to be higher than the writing energy per bit for DRAM (~10 pJ/bit for write), the total 
power used by a flash chip is still less than that of a DRAM chip. The average power (mW) is 
calculated multiplying energy per bit (pJ/bit) by the bandwidth (Gbits/s). The bandwidth in 
DRAM is typically ~8-20 Gbits/s while that of flash is much less ~30-80 Mbits/s [26]. This goes 
back to the typical trade-off of speed vs. power dissipation. 
After the invention of NAND flash, the cell area is reduced from ~10 F2 for NOR flash to 4 
F2 in NAND flash, approaching the theoretical limit of packing density for single-level cells (one 
bit per cell). Since access time is less important in flash memory, the multi-level cell (MLC) 
scheme has been adopted and is already in the markets [27, 28]. Even though MLC flash offers 
higher density and lower cost than SLC flash, its overall performances including endurance, 
power consumption, write/erase speed and operating temperature range are inherently worse than 
its SLC counterpart. Thus, it is expected that both SLC and MLC chips will be present in the 
memory market but each targets a different type of application. 
Another innovation in flash memory is the transition from floating-gate device to charge 
trapping device, which means switching the conductive poly-Si floating-gate with an insulating 
charge trapping layer (silicon nitride) [29, 30]. As we scale down the thickness of the tunneling 
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oxide, the retention of the trapped charge becomes more difficult. For a 40-nm MLC (2 bit) 
device, even losing just 100 electrons would constitute a data loss. This could be alleviated (at 
least temporarily) with an insulating charge-trapping layer, which is more immune to tunnel 
oxide defects. Also, as devices shrink and become closer to each other, it starts to create 
intolerable interference with adjacent cells. The charge trapping layer could also help overcome 
this problem. 
Even with MLC and a charge trapping layer, NAND flash would still face a difficult time to 
scale below 22-nm node. 3D NAND architecture is now being actively pursued. 3D stackable 
NAND flash using charge trapping devices (TANOS) were reported by both Samsung [31] and 
Macronix [32] in 2006. However, simply stacking the layers increases the production cost and is 
thus not practical. Toshiba reported a breakthrough concept [33] in 2007 (Figure 2.4 (D)), where 
one critical contact is used to drill holes for all the layers. As a result, the cost per bit could 
become lower if multiple layers (>16 layers) are stacked. Since then, many other 3D integration 
scheme of NAND flash [34-36] has been developed. 
 People have been talking about the “bleak” future of flash memory for years. Yet engineers 
have been constantly coming up with innovative solutions to delay flash’s demise, while 
maintaining the device performance (endurance, power consumption and retention). However, 
these concerns have not gone away and the scaling trend of NAND flash will eventually come to 
an end. Fortunately, people have already been looking for the next generation memory 
technology. 
2.3 Phase Change Random Access Memory 
Phase change random access memory is a promising emerging non-volatile memory 
technology that has high density, fast access time and high scalability [37-41]. Unlike DRAM 
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and flash, PCM is not charged based. A phase change material exhibits two or more structurally 
different solid phases: an amorphous phase where there is no long-term order in the solid; and 
one or more crystalline phases where the atoms are arranged in an orderly fashion. Inherently, 
the materials typically display very different optical [42] and electrical [39] properties in the 
amorphous and crystalline phases. These differences can be exploited to store information in 
memory applications, provided that each phase is meta-stable at a typical operating temperature 
range and reversible switching between the phases is repeatable. Figure 2.5 (A) demonstrates 
how reversible switching could be achieved in phase change materials [43]. Starting with the 
amorphous phase at room temperature, the material could transform into the energetically more 
favorable crystalline phase if it is heated (either by laser or electric pulse) to above its 
crystallization temperature (Tc ~ 100-300 ºC). The crystallization step (or SET) is the rate 
limiting step since it takes time for atoms to rearrange themselves. To switch the material from 
the crystalline phase to the amorphous phase, the material needs to be heated above its melting 
temperature (Tm~500-800 ºC) to destroy the crystalline structure. Then the molten material 
would be quenched back into the disordered amorphous phase. The quenching process has to be 
fast (<10 ns), otherwise the atoms would slowly go back to the energetically more favorable 
crystalline phase. The melt-quench step (or RESET) is the power limiting step since considerable 
power is needed to heat the materials above its melting temperature.  
Although many materials could be considered as phase change material in the broad sense, 
only a few possess the properties that make them technologically useful [38]. One of the most 
stringent requirements for phase change memory is that the material’s spontaneous 
crystallization rate at operating temperature (~85 ºC) must be sufficiently slow such that the 
amorphous phase can be stable for 10 years to prevent data loss. But at the same time, the 
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crystallization rate at Tc has to be fast (<10 ns) to ensure fast access time for phase change 
memory to be a competitive memory technology. This requires that the crystallization kinetics of 
the candidate material to change by 1016 orders of magnitude with just 100 K change in 
temperature (or less). That is why even though the concept of using phase change materials for 
data storage was proposed by Ovshinsky in the late 1960s [44], but these early alloys have 
crystallization times in the range of micro- to milliseconds and delayed PCM’s 
commercialization. In the early 1990s, the discovery of a family of fast switching chalcogenide 
compounds (Ge, Sb and Te alloys) by Yamada et al. [45] triggered a renewed interest in this 
technology.  Commercialization of phase change memory was first realized in the optical data 
storage industry, where reversible phase change is accomplished by laser heating. Now it has 
already become a mature technology that has seen several generations of products: CD, DVD, 
DVD±RW and Blu-ray discs. The success of PCMs in optical data storage has spurred people’s 
interest in developing PCRAM, where the heating is done by electrical pulse. Bae System was 
one of the pioneer companies to develop PCRAM in 1999. Since then, many others including 
semiconductor giants such as Intel, Samsung, IBM, Micron, Macronix and STMicroelectronics 
have started their research and development programs in PCRAM. In 2010, Samsung released 
the first generation of commercial PCRAM chips (512 Mbits) with a 58-nm process [46]. 
Samsung again made a leap forward in 2012, demonstrating an 8 Gbits PCM chip with a 20-nm 
process [47]. Clearly, the developments of PCRAM are working in the right direction, despite all 
the challenging obstacles along the way. 
A typical PCRAM device is displayed in Figure 2.5 (B) [48]. It is beneficial to keep the 
active region of the bit (that undergoes phase change) small, either by minimizing the cross-
sectional area of the electrode contact or minimizing the cross-sectional area of the phase change 
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materials. This way, less energy is needed to heat the active region to high temperature. 
Similarly, both the electrodes and the phase change materials are surrounded by insulating 
material with low thermal conductivity to minimize heat loss during writing [48].  A crucial 
property of phase change materials is threshold switching [49], as illustrated in the current-
voltage (I-V) curve in Figure 2.5 (C). When the voltage applied to the phase change material in 
the amorphous state is higher than a certain threshold voltage Vth, the material switches from a 
highly resistive state to a pseudo-conductive state under the high electric field. This threshold 
switching is different from the memory switching since the material is still amorphous and will 
go back to the high resistive state if the electric field is removed [50]. During the SET step, 
threshold switching leads to much higher current and significantly larger Joule heating power 
(I2R). This eventually heats up the material to above its crystallization point and causing memory 
switching. Without threshold switching, PCRAM would not have been a feasible technology 
since it would otherwise require much higher power/voltage to heat up the highly resistive 
amorphous materials via Joule heating. Although the origin of threshold switching is still under 
debate, it is widely attributed to be the result of impact ionization and carrier recombination [51-
53]. 
For PCRAM (or any new memory technology) to be viewed as a useful technology, it must 
demonstrate scalability for at least several generations to justify the heavy investment the 
industry needs to commit. A lot of effort has been directed to investigate PCRAM’s scalability at 
both the material and device levels.  
Table 2.1 shows a list of important parameters in phase change materials, their influence on 
PCM device performance and how they behave when the material is scaled down to smaller 
dimensions. The crystallization temperature Tc of phase change materials vary significantly as a 
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function of the material dimensions [54-57]. Experiments performed on thin films [58, 59], 
nanoparticles [60, 61] suggest that Tc of phase change material increases with decreased 
dimensions. This means that unintentional crystallization is less likely and a longer data retention 
time. Measurements on Ge2Sb2Te5 nanowire devices by Lee et al. [62] found nanowire devices 
with smaller diameters have smaller activation energy, indicating a shorter data retention time. 
However, Yu et al. [63] did not observe any dependence of Tc on diameters. It has also been 
demonstrated that ultrathin film [64] (1.3 nm) and tiny nanoparticles [65] (2 nm diameter) could 
still transform to the crystalline phase. This suggests PCRAM’s high scalability and its 
promising contribution in future generations. Melting temperature Tm of phase change materials 
has been observed to decrease with reduced dimensions in thin film [66], nanowire [67] and 
nanoparticles [68]. This is also favorable since lower Tc means less power is needed in the 
power-limiting RESET step. 
The crystallization speed of the phase change materials could either increase (desirable) or 
decrease (detrimental) at reduced dimensions, depending on the material composition and 
species [37, 38]. Thermal conductivity of phase change material at both the amorphous and 
crystalline phases is important because it determines how energy efficient the PCM device is 
during writing. Reifenberg et al. [69] studied the thermal conductivity of Ge2Sb2Te5 thin film (60 
nm and 350 nm) in the amorphous, face-center cubic and hexagonal states. They found that the 
thermal conductivity decreases as the film thickness decreases in all three phases. This suggests 
favorable scaling trend since it helps lower thermal power loss during writing. The threshold 
voltage is found to show a linear relationship with the device dimension, suggesting an 
underlying threshold electric field [51]. This is beneficial for voltage/power scaling. The 
resistivity ratio of phase change materials does not seem to vary much on device scaling [70]. 
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This means there would be a large enough window for multi-level cell programming in PCRAM 
even at diminished dimensions [71]. Overall, phase change materials demonstrate a highly 
desirable scaling behavior and can be extended to several generations of technology nodes. 
One of the major considerations of the prototype PCRAM device is its large programming 
current, especially during the power intensive RESET step [72]. To reduce IRESET, one way is to 
reduce the volume of the phase change region. This could be done by reducing the contact area 
between phase change materials and the electrodes. Figure 2.5 (D) shows the reset current as a 
function of the effective contact area for different cell structures [41, 73]. It is evident that the 
reset current scales with the effective contact area, indicating an average reset current density ~ 
40 MA/cm2. And by using sublithographic electrodes such as carbon nanotubes that have 
diameters of a few nanometers, the reset current could be brought to as low as a few μA [70, 74]. 
At the same time, innovative device design by optimizing the thermal control could reduce the 
current density even further. These promising results provide directions for how to overcome 
arguably the biggest obstacle in PCRAM technology.  
In short, PCRAM demonstrates high scalability, fast access time, high packing density, 
MLC capability and has the potential to be the next generation memory technology. Issues such 
as high RESET current, large device variability and reliability still hinder PCRAM’s success in 
the memory market. But researchers are confident that PCRAM could compete with flash 
directly and at the same time, creating its own applications such as storage-class memory. 
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2.4 Figures 
 
 
 
Figure 2.1 (A) Trend of DRAM granularity (bits/chip) growth and the corresponding minimal feature 
size F in each generation [2]. (B) DRAM energy consumption (pJ/bit) scaling trend [9]. (C) Breakdown 
of power consumption of three different generations of DRAM chips [9]. The trend reveals the shift from 
storage cell to signal wirings and peripheral circuits as the main contributor to total power dissipation. 
Peri refers to periphery circuitry and Vbl and Vpp refer to bitline voltage and peak-to-peak voltage, 
respectively. 
101102
100
101
102
103
Minimum Feature Size F (nm)
W
ri
te
 E
ne
rg
y 
(p
J/
bi
t)
1970 1980 1990 2000 2010 2020
10
0
10
2
10
4
10
6
10
8
Year
K
ilo
bi
ts
 (
K
b)
/C
hi
p
10
0
10
2
10
4
M
inim
um
 Feature S
ize F (nm
)
000
0
1
44%
28%
28%
37%
27%
36%
27%
24%
49%
Core Vbl+Vpp
Core Vperi
Peri
128M SDR 170 nm 2G DDR3 55 nm 16G DDR5 18 nm
(A) (B)
(C)
Forecast
12
8M
 S
D
R
25
6M
 D
D
R
51
2M
 D
D
R
1G
 D
D
R
2
2G
 D
D
R
2
4G
 D
D
R
4
8G
 D
D
R
4
16
G
 D
D
R
54×/3yr
2×/3yr
~30%/2yr
~30%/3yr
23 
 
  
 
Figure 2.2 (A) Trend Schematics of DRAM device with storage node capacitor and transistor [14]. (B) 
Voltage scaling trends in DRAM devices [16]. (C) Scaling trend of the effective oxide thickness (EOT) of 
the storage capacitor [16]. 
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Figure 2.3 (A) Top 10 applications of flash in bits [18]. (B) Trends of flash device development showing 
both the growth of granularity (Mbits/chip) [16] and the scaling of minimal feature size F [19]. 
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Figure 2.4 (A) Schematics of conventional planar floating-gate transistor [21]. (B) Current-voltage 
characteristics of a floating-gate transistor [20]. The charge stored in the floating-gate modulates the 
threshold voltage of the transistor. (C) Voltage reference for SLC and MLC NAND flash device [27, 28]. 
(D) 3D NAND flash structures with higher density and lower cost per bit are being actively pursued [33]. 
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2.5 Tables 
  
 
Figure 2.5 (A) Working principle of PCRAM device. (B) Schematics of typical PCRAM device [48]. (C) 
Current-voltage characteristics of PCRAM device [49]. (D) RESET current scaling vs. electrode contact 
area in PCRAM device [41, 73]. 
Table 2.1 Scaling behavior of phase change materials and their influences on device performance [37].  
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CHAPTER 3 
INDUCING CHALCOGENIDE PHASE CHANGE WITH ULTRA-NARROW CARBON 
NANOTUBE HEATERS  
 
3.1 Experimental Methods 
Carbon nanotubes (CNTs) are one-dimensional (1D) cylindrical arrangements of carbon at-
oms. Ever since their discovery, CNTs have attracted immense interest from researchers due to 
their excellent electrical and thermal properties. With diameters ranging from 1 to 5 nm, CNTs 
are the smallest controllable electrodes known to man. 
To use CNTs as nanoscale electrodes in memory devices, we first need to fabricate a bot-
tom-gated carbon nanotube field effect transistor (CNTFET) device. We start with a 4-inch high-
ly doped silicon wafer. After degreasing the wafer, we grow the gate dielectric layer using dry 
oxidation. This silicon dioxide layer will serve as the back gate for the CNTFET device. The 
thickness of the oxide layer typically ranges from 70 to 100 nm. We then deposit Fe catalysts (~2 
Å) using an electron beam (eBeam) evaporator. The evaporated metal (Fe) was converted into 
nanoparticles by annealing at 900 ˚C for more than half an hour under Ar flow, as the elevated 
temperature induces nano-sized bead formation. The smaller the catalytic nanoparticle is, the 
smaller the diameters of the CNTs are. We grow CNTs using a chemical vapor deposition (CVD) 
method. CVD is one of the most promising methods to produce large-scale CNTs. Nowadays, 
people have successfully used CVD growth to demonstrate aligned carbon nanotube arrays on 
quartz [1], centimeter long carbon nanotubes [2] and vertically aligned carbon nanotubes [3]. 
Lastly, we define the source and drain contact for the device via photolithography. Our 
choice of metals for the contacts is Ti/Pd/Au with a thickness profile of 0.5/20/20 nm respective-
                                                 
This chapter is reprinted with permission from F. Xiong, A. Liao, and E. Pop, “Inducing 
chalcogenide phase change with ultra-narrow carbon nanotube heaters,” Applied Physics Letters, 
vol. 95, p. 243103, 2009. Copyright American Institute of Physics 2009. 
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ly. The thin titanium layer is used here as an adhesion layer since palladium is known not to stick 
well to the silicon dioxide substrate. Palladium is a popular choice for contacts with nanotubes 
because of their work function match with CNTs. This results in Ohmic contact and improves the 
contact resistances of CNT devices. Gold is used mainly for the ease of probing to perform elec-
trical measurements on CNTFETs.  
After fabricating the CNT device, we first perform some proof-of-concept experiments to 
ascertain that carbon nanotubes can withstand the GST deposition process and are capable of re-
liably inducing phase change in GST. We sputter a 10 nm thin film of amorphous-GST (a-GST) 
on top of the entire device, as illustrated in Figure 3.1 (A). We find that GST sputtering is com-
patible with CNT devices, with conformal deposition and little apparent damage to the CNT. 
Atomic force microscopy (AFM) measurements confirm that surface roughness is minimally in-
creased from ~0.3 nm (bare SiO2) to ~0.5 nm (after GST deposition). Moreover, electrical meas-
urements of the CNT before and immediately after GST sputtering (Figure 3.1 (B)) indicate only 
~20% change in CNT resistance, suggesting little damage to the nanotube from the sputtering 
process. 
GST thin film deposition is done in high vacuum using an ATC 2000 custom four-gun co-
sputtering system (AJA International), with a deposition rate at 0.4 Å/s. Deposition at this rate 
ensures that there is only minimal damage to the CNT from the sputtering process. The sputter-
ing target Ge2Sb2Te5 was purchased from ACI Alloys Inc. Thin film thickness is characterized 
with X-ray reflectivity measurement using Philips Xpert Pro XRD system on control samples. 
By probing diffraction intensities at glancing angles of incidence, we are able to confirm the 
GST thin film thickness is 10.0 nm ± 0.4 nm (Figure 3.2). 
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3.2 Electrical Characterizations 
After GST sputtering we performed several compliance-limited DC current sweeps, while 
monitoring the voltage across the device, as shown in Figure 3.3a. It is important to note even the 
thin GST film spans between the two electrodes, its amorphous resistivity is very high (~100 
Ω⋅cm) [4], and the current is entirely carried by the CNT during the initial sweep (labeled #1). 
Subsequent sweeps to higher currents (labeled #2 – #6) lead to increasing conductivity with volt-
age snapback behavior, which we attribute to a gradual transition from the amorphous to crystal-
line phase in the GST surrounding the CNT. The switching current (~ 25 µA) is much less than 
conventional PCM devices, though our switching voltage is also higher due to high contact re-
sistance. At higher currents the temperature of the CNT increases significantly, and a low-
resistance crystalline GST “sleeve” begins to form around the CNT. Once the phase transition 
occurs, the crystalline state of the GST is preserved as seen from hysteresis loops in Figure 3.3 
(A), with each succeeding forward sweep following the previous backward sweep (e.g. black and 
magenta arrows between sweeps #2 and #3). Sweeps labeled #1 – #6 were made by gradually 
increasing the upper current limit in 20 μA increments. Consequently, the resistance of the CNT-
GST structure is reduced by more than an order of magnitude, as an increasing volume of GST 
surrounding the CNT gradually heats up and crystallizes, introducing a parallel current flow 
path. Once the current reached ~160 μA (sweep #7) we found the GST was irreversibly dam-
aged, but the measured I-V returned along the original path (#1), indicating the CNT itself was 
still conducting, unchanged, and undamaged. The last point highlights the resilience of CNTs 
even under the most extreme conditions, and their durability as nanoscale GST heaters. 
The AFM images in Figures. 3.3 (B-E) were taken after sweeps #1, 3, 6 and 7 respectively, 
showing the progression of the GST surface as the structure is pushed to higher currents. As the 
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GST begins to crystallize, nucleation points form along the length of the heated CNT, consistent 
with observations in GST nanowires. These nucleation centers eventually lead to GST volume 
changes, possible void formation (likely due to thermal expansion mismatch) and delamination 
from the CNT as the height profile increases up to ~7 nm. The region of nucleation follows the 
well-known Joule heating temperature profile of a CNT on SiO2 [5, 6]. In fact, Figure 3.3 (C) 
reveals that phase and volume changes in GST occur initially near the middle of the CNT, where 
the temperature is highest. This leads to an indirect “visualization” of the thermal healing length 
(LH ~ 0.25 μm) along the CNT, i.e. the length scale over which heat sinking from the metal con-
tacts remains effective. At distances >LH away from the contacts, the heat sinking from the CNT 
is limited by the SiO2 substrate. Eventually the entire GST around the CNT heats up and crystal-
lizes (Figure 3.3 (D)), leading to the large measured increase in conductance. The GST break-
down electrically observed at ~160 μA appears as a physical “bubbling” and delamination of the 
thin film (Figure 3.3 (E)). 
3.3 Finite Element Modeling 
To better understand the heating and crystallization in this test structure, we implement a 3D 
finite element model [7] that self-consistently takes into account the electrical, thermal and Joule 
heating interactions. The simulated structure shown in Figure 3.4 mimics that of the experi-
mental devices (Figure 3.4 (A)). In the electrical model, the Poisson and continuity equations are 
solved to obtain the voltage and current distribution in the device. Simulation parameters are 
similar to reference [8]. The electrical resistivity and thermal conductivity of GST are parameter-
ized as a function of their crystalline state and the temperature using known experimental results, 
as shown in Figure 3.5. In addition, the electrical [4] and thermal conductivity [9, 10] of GST 
(σGST and kGST) are parameterized as a function of phase and temperature. The transition tempera-
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tures are taken as those well known for GST, i.e. 150 ºC for the amorphous to fcc transition 
(~1000× σGST increase), and 350 oC for the fcc to hcp transition (additional ~10× σGST increase). 
The electrical conductivity and Joule heating of the CNT are calculated following reference 
[11], including the temperature- and position-dependent carrier mean free paths. On all external 
boundaries, electrical insulation boundary conditions apply, except across the electrodes where a 
constant current flow is applied. The heat diffusion equation is used to obtain the 3D temperature 
and phase distribution in the device. In other words, when the GST reaches a phase transition 
temperature, it is switched to the corresponding phase, which is then preserved upon return to 
room temperature.  
Adiabatic thermal boundary conditions are used on all exterior boundaries (convective air 
cooling and radiation loss are insignificant) except for the bottom boundary of the SiO2/Si inter-
face, where a constant temperature 300 K is assumed. At interior boundaries, thermal boundary 
resistance (TBR, Rth) is used to model the heat fluxes and temperature gradients at the interfaces 
[12]. The TBR is included by adding a thin thermally resistive layer with thickness dth and ther-
mal conductivity kth such that Rth = dth/kth. The Pd/CNT boundary is assumed to have Rth,c = 1.2 
× 107 K/W, and a thermal boundary conductance g = 0.17 W/K/m per CNT length is applied at 
the CNT/SiO2 boundary [11, 13]. All other interior boundaries have Rth = 2.5 × 10-8 m2K/W per 
unit area, and all TBR is assumed to be temperature independent [8, 14]. Electrical contact re-
sistance is included on interior boundaries between GST/electrodes (~150 kΩ) and between 
CNT/electrodes (~50 kΩ). Table 3.1 summarizes the thermal and electrical properties used for 
the finite element simulation. 
Figure 3.6 displays typical current-voltage characteristics computed with this model (line), 
compared to experimental data (circles) for a typical CNT/GST device with L ≈ 3 μm, and d = 
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3.2 nm. The simulation performs current sweeps while monitoring the voltage, as does the exper-
imental data. No changes are noted in the simulated I-V characteristics as the GST warms up be-
yond ~150 oC and changes into fcc crystalline state. At I ≈ 30 µA the temperature in the GST 
surrounding the CNT heater reaches ~350 ˚C, the transition temperature of GST from fcc to hcp 
state. As more GST switches to the highly conductive hcp state, the resistance of the device be-
gins to decrease significantly, with a parallel current path being created in the GST. Hence, the 
voltage decreases even as the current increases. Figures 3.7 and 3.8 show Y-Z plane cross-
sections of temperature and electrical conductivity in GST at the center of the CNT before and 
after the voltage snapback seen in the simulated device I-V curve. At I = 35 µA the GST directly 
above the CNT heater has partially switched to the highly conductive hcp state. At I = 50 µA, a 
significant amount of GST near the CNT was transformed into the hcp state. A parallel current 
path is now available in GST which causes the voltage snapback that we observed. 
In the backward sweep, the hcp state of GST is preserved upon return to room temperature, 
and the I-V curve follows a lower resistance path. Thus, interestingly, the simulations indicate 
that voltage snapback in this test structure is due to the fcc to hcp transition of GST, not the 
amorphous to fcc transition. This occurs although the resistance of GST decreases by three or-
ders of magnitude in the fcc phase (from GΩ to MΩ); the total resistance of the entire device is 
still dominated by the CNT (~0.1 MΩ). Only a transition to the hcp state brings the GST 
“sleeve” surrounding the CNT into a resistance range comparable to that of the CNT, leading to 
a measurable change in the electrical characteristics. 
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3.4 Figures 
 
  
 
Figure 3.1 (A) Schematic of CNT test structure with GST thin film sputtered on top. (B) Measured cur-
rent-voltage of a typical CNT (L ≈ 1.88 μm, d ≈ 3.3 nm) before and after GST deposition. The inset dis-
plays the measured current vs. back-gate voltage, indicating metallic behavior. 
 
Figure 3.2 X-ray reflectivity measurement of the sputtered GST thin film using control samples. The con-
trol sample is fabricated by sputtering GST directly onto highly doped Si substrate immediately after the 
removal of the native oxide layer by wet etching. The measurement confirms the GST thin film thickness 
is 10 nm. 
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Figure 3.3 Measured and imaged phase change of GST covering CNT heater. (A) Consecutive current 
sweeps to progressively higher current. Each state is preserved when the GST is returned to room temper-
ature, i.e. I = 0 (no heating). (B) Topographic AFM before any current is applied and (C-E) after sourcing 
the current to ~70, 130, and 160 μA respectively. The latter correspond to current sweeps #3, 6 and 7 la-
beled in (A). As current passes through the device, the CNT heats up and crystallizes the surrounding 
GST. In (C), the color profile shows the qualitative Joule heating temperature rise of the CNT [8, 12]. The 
GST near the middle of the CNT is crystallized earliest, illustrating the role of heat sinking at the CNT 
contacts (thermal healing length ~ 0.25 μm). At higher currents the GST covering the entire CNT is crys-
tallized as shown in (D). 
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Figure 3.4 Device structure used in the 3D simulation mimics the experimental test structures. 
 
Figure 3.5 (A) Temperature dependence of GST electrical resistivity σGST(T). (B) Temperature depend-
ence of GST thermal conductivity kGST(T). 
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Figure 3.6 Measured (symbols) and simulated (lines) I-V characteristics of a typical metallic CNT cov-
ered by GST. The finite element modeling (FEM) predicts a sudden increase in overall conductivity as the 
GST changes to hcp crystalline state. 
 
Figure 3.7 (A) and (B) Cross-sectional temperature (top) and conductivity (bottom) of GST at the middle 
of the CNT at I = 35 μA. 
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3.5 Tables 
 
Figure 3.8 (A) and (B) Cross-sectional temperature (top) and conductivity (bottom) of GST at the middle 
of the CNT at I = 50 μA. The simulations suggest that noticeable voltage snapback only occurs when ~5-
10 nm of GST near the CNT transitions to hcp phase. 
Table 3.1 Electrical and thermal properties used in our finite element modeling (FEM). 
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Pd 22 2.93 x 106 1 x 107
SiO2 1.4 1.72 x 106 1 x 10-16
GST kGST(T) 1.24 x 106 σGST(T)
CNT 3000 1.10 x 106 σCNT(T)
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CHAPTER 4 
LOW POWER SWITCHING OF PHASE CHANGE MATERIALS WITH CARBON 
NANOTUBE ELECTRODES  
 
4.1 Device Schematics 
After we have demonstrated CNTs’ capability to induce phase change in GST, we optimize 
the device structure to build an energy-efficient nanotube-PCM device. After fabricating CNT 
devices, we then create nanoscale gaps in the CNTs through electrical breakdown [1] in air or 
under Ar flow, as illustrated in Figure 4.1. This simple approach created a wide range of 
nanogaps (from ~20-300 nm) in more than 100 devices, which is essential for our subsequent 
scaling study. The nanogap is typically near the middle of the CNT, consistent with the electrical 
breakdown location and with negligible Pd contact resistance . Then, an ~10-nm GST film was 
sputtered to cover the device surface [2] and fill in the CNT nanogaps [3], creating self-aligned 
lateral PCM bits. A ~5 nm SiO2 encapsulation layer was used in some cases to achieve longer 
device switching lifetimes. The active GST bit is the small volume of GST in the gap that is 
sandwiched by CNT interconnects. As we only need to induce phase change in the active GST 
bit to perform the memory write/erase action, we are able to significantly reduce the program-
ming current and power. 
4.2 Electrical Measurements and AFM Characterizations 
Devices are initially in the OFF state (Figure 4.1 (C)) because the as-deposited GST films 
are amorphous (a-GST) and highly resistive, ROFF ~ 50 MΩ [4]. A voltage applied at the CNT 
contacts creates a sizeable electric field (E-field) across the nanogap, and switches the GST bit to 
the crystalline phase (c-GST), which lowers the resistance by about two orders of magnitude, to 
                                                 
This chapter is reprinted with permission from F. Xiong, A. Liao, D. Estrada and E. Pop, “Induc-
ing chalcogenide phase change with ultra-narrow carbon nanotube heaters,” Science, vol. 332, 
pp. 568-570, 2011. Copyright American Association for the Advancement of Science 2011. 
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RON ~ 0.5 MΩ. Although a-GST covers the entire device, the switching occurs only in the 
nanogap, which is the location of highest E-field and Joule heating. 
To test initial memory switching, we source current and measured voltage across the devices 
(Figure 4.2). The amorphous bits displayed switching at a threshold voltage VT as is typical with 
GST [5, 6], and a sharp transformation to a conductive phase under high E-field. Importantly, we 
note that little voltage is dropped across the CNT electrodes, which are much more conductive 
(~50 kΩ) than the GST bit (~0.5-50 MΩ, depending on phase), as confirmed with detailed finite 
element simulations. Once threshold switching occurs, the bit crystallizes from Joule heating and 
this marks the SET transition. We find that the SET current was of the order ~1 μA in more than 
100 devices tested [2], which is nearly two orders of magnitude lower than SET currents in con-
ventional PCM. However, the threshold voltage VT scaled linearly with the nanogap size. This 
linear relationship provides strong evidence that threshold switching in a-GST is driven by E-
field [7-9] even at the minimal bit sizes explored here.  
We examine reversible switching of our devices by performing pulsed measurements. In 
Figure 4.3 (A), we plot the resistance after a series of pulses with the same duration (150 ns) and 
increasing amplitude, starting from the resistive OFF state. The resistance decreases abruptly 
when the current exceeds ~1 μA, marking the SET transition. As in Figure 4.2, this signals the 
transformation of GST in the nanogap to the c-phase, effectively “reconnecting” the two CNT 
electrodes. The resistance increases again when the current exceeds ~5 μA, which is referred to 
as the RESET transition. This behavior is consistent with fast melting and quenching of the bit 
[4], returning the material to the a-GST phase. Repeated cell switching (Figure 4.3 (B)) exhibited 
good stability after several hundred cycles in devices encapsulated by SiO2. 
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The dimensions of the bits examined here are in general defined by the small nanogaps 
(down to ~20 nm), the thin (~10 nm) GST film, and the CNT electrode diameters (1-6 nm). The 
low thermal conductivity of GST appears to play a role in laterally confining the bit to a scale not 
much larger than the CNT diameter. The small lateral extent of the bits can be seen in Figure 4.2 
(C) [2], also confirmed with FE simulations. We estimate the effective bit volumes addressed 
here are of the order a few hundred cubic nanometers. 
Electrical measurements are performed with a Keithley 4200 Semiconductor Characteriza-
tion System (SCS), a Keithley 3402 Pulse Generator (PG), and an Agilent Infiniium 50004A os-
cilloscope. The device resistance after applying the SET and RESET pulses is measured with the 
4200 SCS at a 2.0 V DC bias. The SET and RESET current magnitudes are calculated from the 
applied voltage amplitude and the device resistance. Figure 4.4 shows a typical waveform. 
4.3 Finite Element Modeling 
We have developed a comprehensive 3D finite element (FE) model accounting for the elec-
tro-thermal interactions in our devices using COMSOL Multiphysics. In the simulation, an elec-
trical model is used to predict the voltage and current distribution in the device; while a thermal 
model is employed to predict the temperature distribution. The two are coupled via Joule heating 
and the temperature dependence of material properties. The modeling schematic for the CNT-
PCM device is consistent with the actual device structure and is shown in Figure 4.5 (A). 
In the electrical model, the Poisson and continuity equations are solved to obtain the voltage 
and current distribution in the device: ?·[σ(x,y,z,t)?V] = 0. The electrical conductivity of GST, 
σGST, depends on its phase, temperature and in the case of amorphous GST (a-GST), the electric 
field, as shown in Figure 4.5 (B). At T > 150 ºC, the a-GST transforms into the face centered cu-
bic (fcc) crystalline phase (c-GST), with a sharp drop in resistivity. When T > 350 ºC, GST 
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transforms into hexagonal closed pack (hcp) phase, with another (smaller) decrease in resistivity. 
The temperature dependence of GST resistivity (Figure 4.3 (B)) is numerically incorporated in 
our model and based on experimental results from Lankhorst et al. [10]. 
The electrical conductivity of the CNT σCNT is calculated based on a model developed by 
Pop et al. [11]: σCNT = (4q2/h)×(λeff/A), where q is the elementary charge, h is Planck's constant, 
λeff is the effective carrier mean free path, and A = πdb  is the cross-sectional area of the CNT, 
where d and b (~0.34 nm) are the diameter and wall thickness of the nanotube respectively. The 
nanotube conductivity is temperature and position dependent through the effective mean free 
path λeff, which can be calculated using the Matthiessen's rule as: λeff-1= λAC-1+ λOP,ems-1+ λOP,abs-1. 
On all external boundaries, electrically insulating boundary conditions are applied, except 
across the electrodes, where a constant current flow is assumed. Electrical contact resistance is 
simulated on interior boundaries between GST/electrodes (~150 kΩ), CNT/electrodes (~50 kΩ) 
and GST/CNT (~100  kΩ). 
In the thermal model, the transient heat equation is used to obtain the temperature and GST 
phase in the device: ?·[k(x,y,z,t)?T] + Q = Cv(∂T/∂t), where k is the thermal conductivity, T is 
the temperature, Q = I2R is the Joule heat generation and Cv is the volumetric heat capacity. The 
thermal conductivity of GST (kGST) depends both on temperature and phase (Figure 4.5 (C)) as 
described by Lyeo et al. [12]. Table 3.1 summarizes the main material properties used in this dis-
sertation. 
Adiabatic thermal boundary conditions are used on all exterior boundaries except the bottom 
of the SiO2, where a constant T = 293 K is assumed (convective cooling by air and radiation loss 
are insignificant). At interior boundaries, thermal boundary resistance (TBR) is applied to model 
the heat fluxes and temperature gradients at the interfaces. The TBR is modeled by adding a very 
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thin thermally resistive layer at all relevant interfaces, with thickness dth and thermal conductivity 
kth such that the TBR Rth = dth/kth. The Pd/CNT boundary is assumed to have a TBR Rth = 1.2 × 
107 K/W [13]; while a thermal conductance g = 0.17 WK-1m-1 per CNT length is applied at the 
CNT/SiO2 boundary [11]. All other interior boundaries have Rth = 2.5 × 10-8 m2KW-1 which is 
typical for many systems [11].  
We performed different sets of simulations each with increasing current flow. In each simu-
lation, a constant current pulse was applied for 100 ns. The current-voltage simulation is com-
pared to experimental data for a specific device in Figure 4.5 (D). Blue circles show the experi-
mental results of a CNT-PCM device with 2.0 µm CNT length, 2.5 nm CNT diameter, and 70 
nm nanogap size. The voltage snapback behavior is caused by threshold switching in GST and 
followed by a→c phase change due to Joule heating. The FE model correctly captures these 
characteristics with the standard material parameters. 
The temperature profile of GST in the CNT gap region before and after the threshold switch-
ing is illustrated in Figure 4.6. In its highly resistive state, the current passing through the CNT-
PCM device is on the order of 100 nA. At low voltage the Joule heat generated is insufficient to 
reach the GST crystallization temperature ~420 K (Figure 4.6 (A)). However, once the electric 
field (E-field) in the nanogap reaches the threshold value, the a-GST in the nanogap switches in-
to a conductive state, and the local current density in the GST nanogap increases drastically. At 
this point, sufficient heat is generated to raise the temperature to where the GST changes into its 
stable crystalline phase (c-GST). The bulk GST that is not exposed to high E-field and current 
flow remains in the highly resistive a-GST phase and therefore does not heat up significantly 
(Figure 4.6). 
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4.4 Device Scaling 
We present a statistical study of more than 100 devices in Figure 4.5. First, we plot RON and 
ROFF vs. their respective threshold voltage VT in Figure 4.5 (A), showing two distinct memory 
states for every device studied. During fabrication, 61 of the CNT nanogaps were created in air 
and 44 were created under Ar flow, the latter with smaller gaps due to reduced oxygen [1, 2, 14]. 
We note ROFF values are fairly constant [4]. However, RON scales proportionally with VT as seen 
in Figure 4.5 (A), because both RON and VT are related to the nanogap size. RON is dominated by 
the resistance of the c-GST and proportional to the nanogap size, as the CNT electrodes are 
much more conductive. The nanogap size also determines VT, because threshold switching in a-
GST is driven by the E-field in the nanogap. The linear scaling trend between VT and nanogap 
size in Figure 4.4(B) supports this observation, with an average threshold field of ~100 V/μm. 
This value is comparable to ~56 V/μm threshold field measured in 30 nm GST films and an or-
der of magnitude lower than the breakdown field of SiO2 [15], indicating the switching indeed 
occurs in the GST bit. The mean SET currents across all nanogaps fabricated in air and Ar were 
nearly identical at 1.95 µA and 2 µA, respectively [2]. RESET currents were typically four to 
five times higher, as shown in Figure 4.3 [2].  
We comment on the ultimate scaling limits of such materials and technology. Our “best” de-
vices in this study have 20-30 nm nanogaps with threshold voltages below 3 V, SET currents be-
low 1 μA, and RESET currents estimated at ~4 μA. This corresponds to programming power be-
low 3 μW (2.6 μW for “best case”), significantly lower than the nearly ~1 mW programming 
power in conventional PCM devices. We are achieving such record-low power because of the 
extremely low effective bit volumes (few hundred nanometers) that can be addressed with CNT 
electrodes of few-nanometer diameters. Moreover, the scaling trend in Figure 4.4(B) indicates 
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that such devices are highly scalable, and that even lower (perhaps by another factor of ten) 
switching power may be possible. 
To understand these limits, we theoretically consider 5 nm nanogaps between CNT elec-
trodes, which should lead to SET switching voltage and current of ~0.5 V and 0.2 µA, respec-
tively. The PCM volumes of such smallest addressable bits would be of the order ~20 nm3. In 
addition, a comparable volume of the surrounding GST and SiO2 will be heated up to approxi-
mately 1/3 of the temperature of the GST bit, based on the simulations and reference [13]. Here, 
the three roles of the CNT as the smallest low-resistance electrodes (~2 nm diameter) and that of 
low thermal conductivity of the GST and SiO2 (~1 Wm-1K-1) and that of the CNT-GST interface 
thermal resistance are important in limiting the bit volume. This is in accord with experimental 
observations and Figure 4.2 (C), where it is clear that only a GST volume of diameter compara-
ble to that of the CNT is addressed and participates in switching; this fact is also supported by 
our simulations. 
We estimate the absolute lowest limits of programming energy of the smallest GST bits as 
follows. We take GST and SiO2 heat capacity from Table 3.1 [13], a temperature rise ΔT ~ 150 K 
for the a→c transition (SET) and ΔT ≈ 600 K for the c→a transition (RESET). The programming 
energy/bit is E = ∑CiViΔTi where the subscript i represents the material heated (GST or SiO2) 
and Vi is the respective volume [11, 13]. The absolute minimum energy needed to heat up and 
switch such small bits are ESET ≈ 5 × 10-18 J (= 5 aJ) and ERESET ≈ 2 × 10-17 J (= 20 aJ). 
More conservative (and realistic) estimates can be obtained considering that the shortest 
pulses known to induce switching in GST today are of the order ~2.5 ns for SET and 0.4 ns for 
RESET [16]. The switching estimates then become ESET ≈ ERESET ≈ 0.2 fJ, with programming 
power of the order ~0.1 μW. In practice, our sharpest pulses in this dissertation are ~20 ns, lim-
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ited by the Keithley 3402 pulse generator and our pad and cable layout. These lead to switching 
energy estimates of the order of single fJ/bit in this dissertation. While these calculations are 
simple, they are backed up by finite element simulations, and they serve as useful indicators of 
the energy and power dissipation limits of such devices. 
We compare the RESET current and current density of our devices with that of state-of-the-
art (SOA) technology. Figure 4.5 compares our results with those widely available among SOA 
as summarized by reference [17]. The typical current density of SOA devices is of the order 40 
MA/cm2 (with a fairly broad spread, from 10-100 MA/cm2). The best RESET current of our de-
vices is ~5 μA, but the current density varies from a maximum at the “tip” of the CNT electrodes 
to a minimum as the current spreads into the GST bit. With this consideration, our device current 
density is also in the range ~10-100 MA/cm2, which is consistent with the present SOA. The sig-
nificant advantage of our device geometry comes from the extremely small diameter and good 
conductivity of the CNT electrodes. 
4.5 Subthreshold Measurements 
We investigated the temperature dependence of our a-GST subthreshold current to under-
stand the transport mechanism. The subthreshold I-V of a typical CNT-PCM device (here with VT 
= 7.2 V) as a function of temperature in vacuum are shown in Figure 4.7. The subthreshold cur-
rent shows an exponential dependence on applied voltage >0.5 V, which is typical in amorphous 
chalcogenides [18], confirming the a-GST transport. To further understand this, we extract the 
activation energy of our a-GST as a function of its applied bias. For any voltage, we plot the 
subthreshold current at different temperatures as a function of 1/kT, as shown in the Arrhenius 
plot in Figure 4.7 (B). We obtain the activation energy as the negative of the slope of the linear 
fit, here EA = 0.396, 0.385 and 0.374 eV for applied bias of 1, 2 and 3 V, respectively. While 
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more work is needed to understand subthreshold conduction in such thin GST films (here ~10 
nm), these results are similar to results in [18] for thicker films. This result is important by itself, 
as it confirms that the conduction mechanism even in the ~10 nm thin a-GST films used here is a 
temperature- and field-activated trap-assisted mechanism. The activation energy decreases as the 
applied bias increases, since the electric field lowers the potential barrier [18].  
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4.6 Figures 
 
  
 
Figure 4.1 (A) A nano-scale gap is typically created when CNT breaks down in air under high voltage 
stress. (B) Schematic of the nanotube-PCM device by sputtering GST thin film on top of CNT. The nano-
tube-PCM device is in its OFF state when GST that filled up the gap is in its resistive amorphous phase. 
(C) An AFM image of an as-fabricated nanotube-PCM device. (D) The nanotube-PCM device is switched 
to ON state when GST in the gap is transformed into highly conductive phase. 
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Figure 4.2 (A) I-V characteristics of the nanotube-PCM device D1 with diameter = 3.0 nm, length = 3.5 
µm and gap size (after CNT breakdown) w = 35 nm. In sweep 1, D1 shows voltage snapback behavior at 
1.0 μA, 3.5 V, indicating the GST near the gap region is switched into the conductive state under high E-
field. The crystalline phase is preserved as evident in sweep 2. The insets show I-V of the CNT device 
when they broke down under high bias. (B), (C) are AFM images of D1 after CNT breakdown and after 
DC current sweep, respectively. A GST “bubble” is formed in the gap region after DC current sweep, in-
dicating GST near the gap is switched into crystalline phase. 
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Figure 4.3 (A) R-I characteristics of a nanotube-PCM device D2 that has an ~10 nm oxide encapsulation 
layer. The width of the crystallization and amorphization pulses are 150 ns (20 ns falling edge) and 50 ns 
(2 ns falling edge), respectively. (B) Memory endurance test performed on D2.  Cycling induced failure is 
not observed after D2 was manually switched for 100 cycles. (Crystallization:  1.5 µA, 150 ns; 
amorphization: 6.0 µA, 50 ns.) 
 
Figure 4.4 A typical RESET pulse waveform. 
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Figure 4.5 (A) Schematic of the 3D FE model of the CNT-PCM device from COMSOL simulations, 
closely following the experimental layout. (B) Temperature dependence of GST resistivity and (C) ther-
mal conductivity. (D) I-V characteristics (experimental data and simulations) of a nanotube-PCM device. 
The CNT length = 2.0 µm, diameter = 2.5 nm and nanogap size = 70 nm; GST film is 10 nm thick. The 
snapback behavior is observed when the localized E-field in the gap exceeds the threshold value. 
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Figure 4.6 (A) Simulated temperature profile of GST in the nanogap before and (B) after it switches into 
the highly conductive state. Importantly, simulations show that the GST outside the nanogap region re-
mains at relatively low temperature and thus still in the amorphous phase, primarily due to the low ther-
mal conductivity of GST. This is an important feature, which enables the very small bit volume addressed 
here (few hundred cubic nanometers), and the ultra-low power operation. (C) Cross-sectional temperature 
profile of the GST in the center of the nanogap, indicating once again the highly confined current flow 
and heating region. 
 
Figure 4.7 Temperature-dependent subthreshold measurements. (A) Current-voltage of ~10 nm thin film 
PCM in the subthreshold regime (in vacuum, with increasing temperature). (B) Arrhenius plot of 
subthreshold current. Activation energies are extracted from the negative slope of the fit, with values of 
EA = 0.396, 0.385 and 0.374 eV at applied bias 1, 2 and 3 V, respectively. These results show that even at 
~10 nm GST film thicknesses and sub-50 nm bit dimensions, the subthreshold conduction mechanisms 
are similar to those previously reported for a-GST (14). 
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CHAPTER 5 
SELF-ALIGNED NANOTUBE-NANOWIRE PHASE CHANGE MEMORY  
 
5.1 Experimental Methods 
In this dissertation we present a method to self-align PCM nanowires with CNT electrodes 
for the first time, achieving confinement of highly scaled PCM bits in 3D. Such devices display 
ultra-low power operation and electrical characteristics (e.g. ON/OFF ratio) that approach the 
fundamental scaling limits of the PCM. The simple nanofabrication technique does not require 
lithography to self-align PCM nanowires with CNT electrodes, and can be easily adapted to con-
fine and probe many other nanoscale materials and devices.  
Figure 5.1 presents a schematic of our approach and atomic force microscopy (AFM) imag-
es of a device at different fabrication stages. We begin with a CNT spanning two Pd electrodes 
[1] on a SiO2/Si substrate, as shown in Figures 5.1 (A-B). CNTs are either single-wall or small-
diameter (d < 5 nm) multi-wall, and both types can be used in the fabrication and devices de-
scribed here. We spin a thin layer of polymethyl methacrylate (PMMA) onto the device (Figure 
5.1 (C)). The thin film thickness can be controlled by varying the spin rate and/or adding A-
thinner into the PMMA 495 A2 solution. A thinner PMMA layer generates narrower 
nanotrenches upon Joule heating; while a thicker PMMA layer gives better lift-off results. The 
PMMA thickness was measured by ellipsometry and confirmed by AFM measurement. Table 5.1 
shows the PMMA thickness under different conditions. Typical PMMA thickness used in this 
study is ~50 nm. The device is then baked at 200 ˚C for 90 seconds after spin coating. 
We then apply a voltage across the Pd pads in vacuum (~10-5 Torr), flowing current through 
                                                 
This chapter is reprinted with permission from F. Xiong, M.-H. Bae, Y. Dai, A. D. Liao, A. 
Behnam, E. A. Carrion, S. Hong, D. Ielmini, and E. Pop, “Self-aligned nanotube-nanowire phase 
change memory,” Nano Letters, vol. 13, pp. 464-469, 2013. Copyright American Chemical Soci-
ety 2013. 
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the CNT such that localized Joule heating along its length causes the PMMA covering it to evap-
orate [2-4], leaving behind a narrow trench self-aligned with the CNT (Figures 5.1 (D-E)). This 
process is done in vacuum to prevent electrical breakdown of CNTs at this stage, since the 
breakdown voltage of CNTs in vacuum is typically a factor of 2-3 greater than in air, for a given 
CNT length . 
 We then create a nanogap (~20 to 150 nm) in the exposed CNT by electrical breakdown [5] 
at high bias in air under Ar flow (Figure 5.1 (F)). The size of this nanogap can be controlled by 
the partial pressure of Ar/O2 available [6], although nanogaps can also be created by other tech-
niques such as electron-beam “cutting” of CNTs, for higher throughput [7]. We then sputter ~10 
nm of GST over the device, filling the nanogap and nanotrench as shown in Figure 5.1 (G). We 
lift-off the remaining PMMA, leaving behind a GST NW that spans the nanogap and is perfectly 
aligned with the CNT electrodes (Figures 5.1 (H-I)). Most devices were capped with ~10 nm 
evaporated SiO2 to protect the GST from oxidation; some were left uncapped to characterize the 
effect of this encapsulation on device reliability at such diminutive bit dimensions. This capping 
layer also acts as a mechanical cap to suppress volume changes caused by phase change and im-
prove device lifetime. We first tried sputtering 5 to 10 nm of SiO2 or Al2O3 right after GST dep-
osition without breaking the vacuum to obtain a clean interface between GST and the oxide cap. 
However, RF sputtering of either oxide would require relatively high power (>100 W), which 
damages the PMMA film quality and often causes lift-off issues. Moreover, depositing the cap-
ping layer before lift-off would leave the sidewalls of the GST nanowire uncovered. Thus we 
chose to first perform lift-off to form the self-aligned GST nanowire; then we used e-Beam 
evaporation to deposit ~10 nm of SiO2 to cover up the entire sample. The e-Beam evaporation 
was done in a Denton eBeam optical coater. Lift-off is performed by immersing the sample in 
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warm acetone (50 to 60 oC) for 30 minutes. Sonicating the solution for 5 to 10 seconds improves 
lift-off results, though prolonged sonication is detrimental to the CNT device. In Figures 5.1 and 
5.2, we show AFM measurements of a typical self-aligned nanotube-nanowire device at different 
stages. 
The AFM imaging is performed using an MFP3DTM Asylum AFM. Most scans are done in 
tapping mode with a silicon tip that has a nominal radius of 7 nm. The scan size is typically kept 
small, less than 5 µm × 5 µm with a scan rate of 1 Hz. The resolution is 512 × 512. The drive 
amplitude and set point are carefully monitored to ensure good tracking of the surface. 
All DC electrical characterizations are performed with a Keithley 4200 semiconductor char-
acterization system (SCS). Some electrical measurements (e.g. PMMA nanotrench formation) 
are performed in vacuum (~10-5 torr) in a Janis ST-100-UHV-4 probe station equipped with a 
heating stage. Electrical breakdown of CNTs to form the nanogap is done in a probe station in air 
ambient, under an Ar flow nozzle . During the DC SET operation of the PCM device (amorphous 
to crystalline or a → c transition), we monitor the voltage across the device while sweeping the 
current gradually. This prevents a sudden increase in current caused by large increase in device 
conductance during the phase change. The voltage compliance is set at 40 V during the current 
sweep. Note that SET transitions are created both with DC current sweeps and pulsed voltages. 
We use a Keithley 3402 pulse generator to produce all the programming pulses. The SET 
pulse is typically 300-ns wide with 50-ns rising/falling edges; the RESET pulse is usually 50-ns 
in width with 2-ns edges. Shorter pulses, down to ~30-ns width have also been used to obtain 
lower programming energy per bit. However, the lower bound of our pulse capability is limited 
by our setup and specifically by the capacitance of the large contact pads to the CNT device. In 
principle, PCM switching even with ~1-ns pulse widths should be achievable as suggested by 
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previous work [8, 9]. This would reduce the operating energy in this dissertation to the regime of 
single femtojoules per bit. 
Device endurance tests are automated via LabVIEW scripts. A typical cycle of the endur-
ance test includes: (1) read the a-GST resistance at 0.5 V using Keithley 4200 SCS; (2) send a 
SET pulse for a → c phase transition using the pulse generator; (3) read the c-GST resistance at 
0.5 V; (4) send a RESET pulse for c → a transition. A Hewlett-Packard 59307A VHF switchbox 
is used to switch the device connection between SCS and the pulse generator. Figure 5.3 shows 
the connections of a typical endurance test. 
5.2 Switching Characteristics 
The AFM image and electrical characteristics of a device are shown in Figure 5.4 (also see 
Figure 5.5 for additional results). Figure 5.4 (B) shows current-voltage (I-V) characteristics under 
DC current sweep, demonstrating memory SET switching from the high-resistance amorphous 
phase (ROFF ≈ 2.5 GΩ) to the low-resistance crystalline phase (RON ≈ 1.3 MΩ). The SET switch-
ing is initiated at a threshold voltage (VT) through a field-induced transition of the amorphous 
phase [10]; Joule heating then crystallizes the bit at ~150 ºC into the conductive state. The device 
VT decreases by 20-30% after the first few switching cycles (Figure 5.4 (B)), which is consistent 
with previous reports [5, 11]. This reduction in VT is not uncommon, since the as-deposited 
amorphous material is different from the melt-quenched a-GST [12]. In Figure 5.6 (A), we pre-
sent a histogram of the initial VT (bottom pane) and after several cycles of “burn-in” (top pane) 
for 24 devices. The VT reduction ranges from 3.2% to as much as 40.3%, with an average of 
~23%. In Figure 5.6 (B), we see that the final VT is ~77% of initial VT. This “burn-in” is benefi-
cial as it stabilizes the memory bit and allows lower power operation in the long run. Reversible 
memory switching is achieved with pulsed operation and shown in Figure 5.4 (C). The bit is re-
65 
 
amorphized (RESET) with a current pulse which heats up the crystalline GST (c-GST) to its 
melting point (~620 ºC) then quenches it back to a disordered amorphous GST (a-GST) state 
during the short falling edge of the pulse. This device has ROFF/RON ≈ 2000, effectively approach-
ing the intrinsic resistivity ratio of a-GST and c-GST (ρa/ρc ≈ 103-104) much closer than previ-
ously possible [5, 11]. 
The self-aligned structure presents several benefits allowing us to approach the fundamental 
limits of switching in such small PCM bits. The narrow constriction of the self-aligned NW 
(Figure 5.4 (A) inset) enables the ultra-high ON/OFF ratio by eliminating parasitic leakage paths 
around the small PCM bit. The NW constriction also improves device endurance (Figure 5.4 (D)) 
compared to previous results with CNT electrodes [5, 11], by limiting the size of the so-called 
crystalline “halo” that can form around the bit region [13] after several switching events. The 
programming currents are reduced by ~100× compared to industrial state of the art [14, 15] by 
the use of CNT electrodes which have a much smaller diameter (~2 nm) than typical metal elec-
trodes (~20-80 nm); in addition, the combination of CNT electrodes and narrow NW constriction 
further reduces programming current by 3-5× with respect to devices which utilized CNT elec-
trodes alone [5]. 
 Figure 5.4 (E) shows that both memory states are stable under constant 1 V readout for 104 s 
at room temperature (Figure 5.4 (E)), equivalent to 1011 cycles of 100-ns read operations. Anoth-
er important figure of merit for PCM devices is their stability over time; the a-GST resistance 
can drift as R(t) = R(t0)(t/t0) likely due to structural relaxation [16-18] with typical drift coeffi-
cient  = 0.05–0.1. In Figure 5.4 (F) we find that the drift coefficient of a self-aligned NW with-
out capping is extremely low (~0.006), and it is slightly higher (~0.062) with ~10-nm of SiO2 
encapsulation, consistent with previous findings [17]. The higher drift slope could be due to en-
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hanced mechanical stress in the encapsulated NW [17] or to a change in GST composition affect-
ing the band structure and the drift properties [19]. Coupled with the extremely high off/on ratio, 
such low drift coefficients could enable multilevel memory applications even at the most reduced 
bit dimensions [16, 20]. 
5.3 Device Performance 
Figure 5.7 (A) displays the measured RON and ROFF of all self-aligned devices vs. threshold 
voltage, chosen as the stable VT after “burn-in” of the first cycles. Out of 102 devices measured, 
two exhibited ROFF/RON ~2000, approximately ten had ROFF/RON > 1000 and the overall average 
was ROFF/RON ≈  452. Figure 5.8 (A) shows the histogram of Roff/Ron for the 102 self-aligned 
PCM devices studied. The average Roff/Ron is ~453 with the highest ratio ~2200. These values 
are >10× higher than previously reported, due to the elimination of parallel leakage pathways. 
We also plotted the Roff/Ron against their respective threshold voltages in Figure 5.8 (B). The 
measured resistance is effectively that of the PCM bit in the nanogap, which is more resistive 
than the CNT electrodes regardless of phase. Thus, we can expect a linear scaling of R vs. VT, 
both being proportional to the nanogap size formed between the CNT electrodes [5, 10], as ex-
plained below.  
 The solid (dashed) line in Figure 5.7 (A) is a linear fit of RON (ROFF) vs. VT with a slope 0.5 
MΩ/V (110 MΩ/V) and intercept 725 kΩ (630 MΩ). The y-intercept of the on-state is the aver-
age parasitic series resistance (RS) introduced by the CNT, and the CNT-GST and CNT-Pd con-
tacts. We found RS ≈ 725 kΩ for the on-state, which is larger than the typical resistance of our 
CNTs before processing (~100 kΩ) [21]. This suggests that the GST deposition introduces some 
CNT defects [2], and that both CNT-Pd and CNT-GST contact resistances could be improved, 
leading to potentially higher and more consistent ROFF/RON ratios. The presence of these series 
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resistance components also explains some of the variability seen between our different devices 
(Figures 5.7 (A) and 5.8), which could be better controlled in future work by using gentler GST 
deposition techniques (e.g. by atomic layer deposition [22]) and by improving the CNT contacts 
to GST and to metal electrodes. 
The slope of the linear fits in Figure 5.7 (A) can be used to estimate the approximate bit 
cross-sectional area A as follows. The measured resistance of the bit from pad-to-pad is: 
  , ,ON OFF S c aR R A
           (5.1) 
where RS was defined above, ρc,a is the resistivity of the GST bit (crystalline or amorphous), ℓ 
and A are the length of the PCM bit (the nanogap size) and its effective cross-section, respective-
ly. We note that this effective cross-section is not necessarily the NW cross-section, nor the CNT 
cross-section, but most likely lies between the two. We can also express the measured threshold 
voltage as: 
  T SV F IR           (5.2) 
where F ~ 50-100 V/μm is the threshold field for switching in the nanogap [5] and IRS is the total 
parasitic voltage drop at the threshold point. Hence, we can obtain a simple expression linking 
the measured RON,OFF and VT through a linear trend: 
  ,,
c a T S
ON OFF S
V IRR R
A F
                (5.3) 
Thus the slope of the linear fit of R vs. VT is dR/dVT ≈ ρ/(AF), allowing us to estimate an effec-
tive cross-sectional area of the bit in both its on and off states. Taking the resistivity of GST in 
the two states as ρa ~ 1 Ω·m and ρc ~ 10-4 Ω·m, respectively, F as given above, and slopes of 0.5 
(on-state) and 110 MΩ/V (off-state), we can obtain estimates of the bit area AON ≈ 2-4 nm2 for 
the on-state and AOFF ≈ 90-180 nm2 for the off-state. The average on-state bit area is very similar 
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to the typical CNT cross-sectional area, potentially suggesting conduction through a single GST 
filament bridging the two CNT electrode tips in the nanogap. A similar filamentary-switching 
was recently proposed for PCM devices with one-sided CNT contacts [11]. The average off-state 
bit area is slightly smaller than the cross-section of the NWs. Since the NWs are all ~10 nm tall 
(the deposited GST thickness), this suggests that the off-state leakage current is spread across 
approximately 9-18 nm of the width of the NWs (which are all somewhat wider than this). 
 Figure 5.7 (B) also finds that the RESET and SET currents scale approximately with the 
electrode tip area, estimated as πd2/4 where d is the CNT diameter. The self-aligned device with 
1.7-nm diameter CNT electrodes has IRESET ≈ 1.6 μA, which represents one of the lowest currents 
ever measured [5, 11] for nanoscale PCM. The estimated energy per bit during SET is ~30 fJ and 
during RESET ~80 fJ, the latter being limited by the approximately ~30-ns pulse widths used in 
our setup, which in principle could be reduced by another order of magnitude. Such tiny dimen-
sions and low energy consumption could allow for high-density, energy-saving solid-state stor-
age for portable devices and data servers. 
To see how this work compares to state-of-the-art PCM devices, Figure 5.9 (A) plots the 
RESET current against the CNT electrode contact area for our self-aligned devices as well as 
other PCM devices reported in the literature [23, 24]. We can see that our results fit with the 
general scaling trend observed, and scale approximately as ~A0.83, where A is the contact area. 
This is expected for PCM devices that scale non-isotropically [25] (area and thickness are not 
scaled similarly), since the CNT diameter and the nanogap size do not correlate perfectly in our 
devices. The current densities of our PCM-NW devices and other PCM devices are plotted in 
Figure 5.9 (B). The power fit (dashed line) has a slope of -0.17, consistently with Figure 5.9 (A). 
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Figure 5.10 depicts drift behavior of two more self-aligned PCM nanotube-nanowire devices 
after RESET, with and without oxide capping layers. We observe the same trend as reported by 
others [17, 26]. The resistance drift in the PCM nanowires is extremely low when uncapped. The 
drift coefficient for capped devices is slightly higher, but in line with previous measurements 
[17, 23, 25]. 
We also measured the activation energy of a-GST in our devices by measuring the 
subthreshold I-V characteristics at different temperatures (Figure 5.11 (A)). In Figure 5.11 (B), 
we can see that the activation energy of a-GST decreases as the applied bias increases, consistent 
with the Poole-Frenkel transport mechanism expected for amorphous chalcogenides [27]. 
5.4 Nanotrench Formation and Applications 
We now turn to the broader applications of our self-aligned fabrication method. Beyond 
studying the fundamental limits of PCMs, this powerful but simple lithography-free technique 
could be used to probe other nanomaterials by automatically aligning them with CNT electrodes. 
For instance, this approach could enable study of precisely positioned nanoparticles [28], indi-
vidual molecules [29] or DNA strands [30]. Figures 5.12 (A-C) show how the nanotrench width 
W (and subsequent NW) can be tuned by the power input to the CNT heater during trench for-
mation. Figure 5.12 (D) shows 17 nanotrench widths as a function of the CNT input power, 
compared to the results of a computational model. Two examples of other NWs (Au and HfOx) 
self-aligned with CNTs through the same process are shown in Figures 5.12 (E-F). 
We also study how the width of the nanotrench of a typical CNT device (Figure 5.13 (A)) 
covered by ~50 nm of PMMA changed as a function of the applied bias time, with everything 
else being constant. Figures 5.13 (B-D) show the AFM images of the nanotrench of this device 
under 25 V dc bias for 1 s, 5 s and 10 s, respectively. The nanotrench width increases from 61 
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nm to 80 nm between 1 and 5 s, with no further increase beyond 5 s. This time scale is much 
longer than the thermal time constant of the system (a few hundreds of nanoseconds), suggesting 
that viscous flow plays a role in the trench formation process. 
 We have been able to fabricate self-aligned NWs down to ~40-nm wide, and our simula-
tions suggest widths near ~10 nm could be achieved with thinner PMMA, lower background 
temperature or the use of pulsed heating. To be more specific, our simulations suggest that the 
minimum nanotrench width is limited by the PMMA thickness, which in turn is limited by the 
need to achieve successful lift-off of the nanowire pattern. Thus, if a nanowire is desired, this 
lower limit may be of the order 20-30 nm. However, if only the nanotrench is used in a future 
study without the need for lift-off (e.g. filling it with molecules to be electrically probed), then 
nanotrenches as narrow as <10 nm could be achieved, limited only by radial heat flow from the 
CNT and using ~10 nm thin PMMA layers. In addition, other thermally decomposing resists 
could be used instead of PMMA, and such issues along with other optimizations will be explored 
in future work. 
5.5 Finite Element Modeling 
We develope a finite element model using COMSOL Multiphysics to numerically evaluate 
the temperature profile in PMMA during nanotrench formation. This also serves as the simula-
tion platform that could guide us in optimizing the nanotrench formation process in the future. 
The schematics of this 3D model are shown in Figure 5.14. In order to save simulation resources 
and time, we assumed that the device is perfectly symmetric and only simulated one quadrant. 
The planes of symmetry are along the CNT axis and the plane perpendicular to the CNT. The 
CNT diameter is 2 nm with a total length of 2 μm, on top of 90-nm thick SiO2 (area = 50 μm × 5 
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μm). The bottom Si layer is 100 μm thick. The PMMA thin film is on top of the oxide layer and 
is typically 50 nm thick, unless otherwise specified. 
The thermal conductivities of the CNT, SiO2, Si and PMMA are 3300, 1.4, 150 and 0.2 
W/(m·K), respectively [31]. Thermal boundary resistances [32] are simulated at all interfaces 
and have typical values ranging from 0.5 – 1 × 108 W/(m2·K). Convection cooling and radiation 
loss can be ignored in this model. Thus, most external boundary conditions are set as adiabatic, 
except at the bottom and sidewall, where the temperature is set as the constant ambient tempera-
ture. 
The PMMA boiling point is assumed to be Tb ~ 260 ˚C. The nanotrench width is calculated 
by plotting the temperature contour in PMMA. Figure 5.14 (C) summarizes the simulation re-
sults at different temperatures (200-400 K) and different input power. These results show an ap-
proximately sub-linear scaling trend, and suggest that we could create sub-20 nm trenches at low 
ambient temperatures and lower input power. These possibilities could be investigated in more 
details in future research after this dissertation. 
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5.6 Figures 
 
  
 
Figure 5.1 (A) CNT between two Pd electrodes. (B) AFM of a CNT with length L ~ 3.1 µm and diameter 
d ~ 2.2 nm. (C) The CNT device is coated with a thin layer (~50 nm) of PMMA. (D) Current flow in the 
CNT leads to Joule heating and nanotrench formation along it as the PMMA evaporates (in vacuum). (E) 
AFM imaging of nanotrench (~90 nm wide) in PMMA. Inset shows nanotrench is visible under the opti-
cal microscope, enabling quick detection. (F) CNT nanogap is formed by electrical cutting under Ar/O2 
flow. (G) PCM deposition covers the device and fills the nanogap and nanotrench. (H-I) AFM imaging 
and schematic of self-aligned NW with CNT electrodes obtained after PMMA lift-off. Some devices were 
further encapsulated with an ~10-nm layer of evaporated SiO2. 
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Figure 5.2 (A) AFM imaging of a CNT device with a length of 2.03 µm and a diameter of 2.5 nm. (B) 
AFM image of the PMMA nanotrench formed along CNT due to Joule heating. The PMMA thin film is 
50 nm thick and the trench is 113 nm wide. The inset is an optical image of this device. (C) AFM image 
of the self-aligned PCM nanowire device. The GST nanowire is 10 nm thick. The scale bars are 1 µm. 
 
Figure 5.3 The schematics of the memory endurance test setup. 
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Figure 5.4 (A) AFM image of a self-aligned NW with CNT electrodes of d ~ 2.5 nm. The GST nanowire 
is ~40 nm wide, ~10 nm tall, and capped by ~10 nm SiO2. Inset zoom-in shows nanogap region (scale bar 
150 nm). (B) Electrical characteristics of the 1st, 10th and 100th SET switch, showing the threshold voltage 
stabilizes at VT ~ 3.2 V. (C) Resistance switching after a series of current pulses with increasing ampli-
tude. SET (RESET) pulses have 300 ns (100 ns) width and rising (falling) edges of 50 ns (2 ns). The SET 
(RESET) current is ~0.4 μA (~1.9 μA). The ratio ROFF/RON = 2.5 GΩ/1.3 MΩ, nearly ~2000×. (D) Endur-
ance test over nearly 1500 cycles of operation. (E) On and off states are stable for 104 s under a constant 1 
V readout, equivalent to 1011 read operations with 100-ns pulses. (F) Normalized resistance drift in off-
state after re-amorphization without (blue squares) and with (red circles) SiO2 capping. The solid and 
dashed linear fit shows drift coefficient  ~ 0.006 and 0.062, respectively. 
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Figure 5.5 (A) AFM image of nanotube-nanowire device S1, with a length of 2.80 µm, a width of 85 nm 
and a CNT diameter of 2.27 nm. (B) I-V characteristics of S1, demonstrating threshold switching at 3.6 V 
and 0.41 µA. The red curve represents the a  c phase transition while the blue curve shows that the state 
is stable afterward.  (C) AFM image of nanotube-nanowire device S2, with a length of 2.39 µm, a width 
of 75 nm and a CNT diameter of 2.15 nm. (D) I-V characteristics of S2, demonstrating threshold switch-
ing at 4.5 V and 0.46 µA. 
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Figure 5.7 (A) On and off-state resistance of 102 self-aligned NW-CNT devices studied, plotted against 
their threshold voltages VT. The solid and dashed fits suggest approximately linear scaling between R and 
VT, both governed by the bit size within the CNT nanogap. The y-intercept of the on-state represents the 
remaining parasitic resistance, and the slopes of both lines can be used to estimate the approximate bit 
cross-sectional area. The average ROFF/RON ~ 900 and some devices have ratio ~2000, near the intrinsic 
limits achievable with the GST material. The right panel shows a histogram of the same data set. (B) SET 
and RESET programming currents of 13 self-aligned devices suggest approximately linear scaling as a 
function of CNT electrode tip area. The solid (dashed) line is a fit of the SET (RESET) current with a 
slope of 0.17 μA/nm2 (0.64 μA/nm2). 
 
Figure 5.6 (A) Histogram of the percentages of VT reduction of 24 self-aligned PCM nanowire devices. 
Each bin is of size 5. (B) Final VT plotted against initial VT of these devices. The dashed line is a linear fit 
with a slope of 0.77 V/V. 
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Figure 5.8 (A) Histogram of the resistance off/on ratio of 102 self-aligned PCM NW devices. (B) 
ON/OFF ratio of the 102 PCM devices plotted against their respective threshold voltage VT. 
 
Figure 5.9 (A) RESET current of PCM devices plotted as a function of the electrode contact area. This 
reveals an important scaling trend. The blue and red circles are data in the literature while the black 
square are data from this work. (B) RESET current densities of PCM devices are fairly constant for de-
vices with different electrode contact areas. The dashed line is 50 A/cm2. 
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Figure 5.10 (A) Resistance drift behavior of PCM nanowire devices (S3 and S4) after amorphization 
without (blue square) and with (red circle) a 5-nm SiO2 encapsulation layer. (A) For S3, the drift coeffi-
cients are 0.007 and 0.079 for without and with capping layer. (B) For S4, the drift coefficients are 0.009 
and 0.032 for without and with capping layer. 
 
Figure 5.11 (A) Subthreshold IV of device S3 at different temperatures. (B) Extracted activation energy 
of S3 as a function of applied bias. 
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Figure 5.12 (A) Power dependence of the trench width. (A – E) AFM images of the nanotrench in 
PMMA after the CNT device is biased at different power for 5 s. The metallic CNT has a length of 2.43 
µm and a diameter of 2.5 nm. All measurements were done in vacuum. After each measurement, the re-
maining PMMA was rinsed off in acetone before a fresh 50-nm thick PMMA layer was spun onto the 
device. The scale bar is 1 µm. (F) Height profile of the nanotrench by AFM measurement from (C) in the 
labeled region. 
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Figure 5.13 (A) Time dependence of the trench width. (A – D) AFM images of the nanotrench in 
PMMA after the CNT device is biased at fixed power (25 V, 0. 63 mW) for different durations. The me-
tallic CNT has a length of 2.60 µm and a diameter of 2.0 nm. All measurements were done in vacuum. 
After each measurement, the remaining PMMA was rinsed off in acetone before a fresh 50-nm thick 
PMMA layer was spun onto the device. All scale bars are 1 µm. 
 
Figure 5.14 COMSOL simulation model. (A) Schematics of the simulated geometry. (B) Temperature 
contour of the cross-sectional plane at the center of the CNT. The highest temperature plotted here is 260 
˚C, roughly corresponding to the boiling point of PMMA. This allows extraction of the approximate 
nanotrench width, if PMMA reflow can be ignored. (C) Simulation of variation of nanotrench width vs. 
input power/length at several background temperatures. 
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5.7 Tables 
 
  
Table 5.1 PMMA thickness under different spin rate and composition. 
 
Solution Composition RPM Thickness (nm)
50% PMMA, 50% A-thinner 4000 27
75% PMMA, 25% A-thinner 4000 40
100% PMMA 6000 45
100% PMMA 4500 52
100% PMMA 3500 57
100% PMMA 2500 86
100% PMMA 1500 113
82 
 
5.8 References 
[1] A. Liao, R. Alizadegan, Z.-Y. Ong, F. Xiong, K. J. Hsia, and E. Pop, "Thermal 
dissipation and variability in electrical breakdown of carbon nanotube devices," Physical 
Review B, vol. 82, p. 205406, 2010. 
[2] F. Xiong, A. Liao, and E. Pop, "Inducing chalcogenide phase change with ultra-narrow 
carbon nanotube heaters," Applied Physics Letters, vol. 95, p. 243103, Dec 14 2009. 
[3] H. Zhang, C.-L. Wong, Y. Hao, R. Wang, X. Liu, and J. T. L. Thong, "Self-aligned 
nanolithography by selective polymer dissolution," Nanoscale, vol. 2, pp. 2302-2306, 
2010. 
[4] C. Y. Jin, Z. Y. Li, R. S. Williams, K. C. Lee, and I. Park, "Localized temperature and 
chemical reaction control in nanoscale space by nanowire array," Nano Letters, vol. 11, 
pp. 4818-4825, Nov 2011. 
[5] F. Xiong, A. D. Liao, D. Estrada, and E. Pop, "Low-power switching of phase-change 
materials with carbon nanotube electrodes," Science, vol. 332, pp. 568-570, Apr 29 2011. 
[6] P. Qi, A. Javey, M. Rolandi, Q. Wang, E. Yenilmez, and H. Dai, "Miniature organic 
transistors with carbon nanotubes as quasi-one-dimensional electrodes," Journal of the 
American Chemical Society, vol. 126, p. 11774, 2004. 
[7] C. Thiele, M. Engel, F. Hennrich, M. M. Kappes, K. P. Johnsen, C. G. Frase, et al., 
"Controlled fabrication of single-walled carbon nanotube electrodes by electron-beam-
induced oxidation," Applied Physics Letters, vol. 99, p. 173105, Oct 24 2011. 
[8] G. Bruns, P. Merkelbach, C. Schlockermann, M. Salinga, M. Wuttig, T. D. Happ, et al., 
"Nanosecond switching in GeTe phase change memory cells," Applied Physics Letters, 
vol. 95, p. 043108, 2009. 
[9] W. J. Wang, L. P. Shi, R. Zhao, K. G. Lim, T. C. Chong, and Y. H. Wu, "Fast phase 
transitions induced by picosecond electrical pulses on phase change memory cells," 
Applied Physics Letters, vol. 93, p. 043121, 2008. 
[10] D. Ielmini, "Threshold switching mechanism by high-field energy gain in the hopping 
transport of chalcogenide glasses," Physical Review B, vol. 78, p. 035308, Jul 2008. 
[11] J. Liang, R. G. D. Jeyasingh, H. Y. Chen, and H. S. P. Wong, "An ultra-low reset current 
cross-point phase change memory with carbon nanotube electrodes," IEEE Trans. Elec. 
Dev., vol. 59, pp. 1155-1163, 2012. 
[12] S. Raoux, G. W. Burr, Y.-C. Chen, M. Salinga, D. Krebs, and C. H. Lam, "Phase-change 
random access memory: A scalable technology," IBM J. Res. & Dev., vol. 52, pp. 465-
479, 2008. 
[13] O. Bichet, C. D. Wright, Y. Samson, and S. Gidon, "Local characterization and 
transformation of phase-change media by scanning thermal probes," Journal of Applied 
Physics, vol. 95, pp. 2360-2364, Mar 1 2004. 
[14] M. J. Kang, T. J. Park, Y. W. Kwon, D. H. Ahn, and C. H. Chung, "PRAM cell 
technology and characterization in 20nm node size," IEEE International Electronic and 
Device Meeting Technical Digest, pp. 39-42, 2011. 
[15] G. Servalli, "A 45nm generation phase change memory technology," IEEE International 
Electronic and Device Meeting Technical Digest, pp. 113-116, 2009. 
[16] G. W. Burr, M. J. Breitwisch, M. Franceschini, C. Lam, B. Rajendran, and S. Raoux, 
"Phase change memory technology," Journal of Vacuum Science & Technology B, vol. 
28, pp. 223-262, Mar 2010. 
83 
 
[17] M. Mitra, Y. Jung, D. S. Gianola, and R. Agarwal, "Extremely low drift of resistance and 
threshold voltage in amorphous phase change nanowire devices," Applied Physics 
Letters, vol. 96, p. 222111, May 31 2010. 
[18] J. Li, B. Luan, T. H. Hsu, H. Y. Cheng, S. Raoux, and C. Lam, "Explore physical origins 
of resistance drift in phase change memory and its implication for drift-insensitive 
materials," IEEE International Electronic and Device Meeting Technical Digest, pp. 291-
294, 2011. 
[19] M. Boniardi and D. Ielmini, "Physical origin of the resistance drift exponent in 
amorphous phase change materials," Applied Physics Letters, vol. 98, p. 243506, 2011. 
[20] H.-S. P. Wong, S. Raoux, J. Liang, J. P. Reifenberg, M. Asheghi, and K. E. Goodson, 
"Phase change memory," Proceedings of the IEEE, vol. 98, pp. 2201-2227, 2010. 
[21] A. D. Liao, R. Alizadegan, Z. Y. Ong, S. Dutta, F. Xiong, K. J. Hsia, et al., "Thermal 
dissipation and variability in electrical breakdown of carbon nanotube devices," Physical 
Review B, vol. 82, p. 205406, Nov 5 2010. 
[22] M. Ritala, V. Pore, T. Hatanpaa, M. Heikkila, S. Raoux, and S. M. Rossnagel, "Atomic 
layer deposition of Ge2Sb2Te5 thin films," Microelec. Eng., vol. 86, pp. 1946-1949, Jul-
Sep 2009. 
[23] H. S. P. Wong, S. Raoux, S. Kim, J. L. Liang, J. P. Reifenberg, B. Rajendran, et al., 
"Phase Change Memory," Proc. of IEEE, vol. 98, pp. 2201-2227, Dec 2010. 
[24] A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens, and R. Bez, "Scaling 
analysis of phase-change memory technology," IEEE International Electronic and 
Device Meeting Technical Digest, pp. 699-702, 2003. 
[25] U. Russo, D. Ielmini, A. Redaelli, and A. L. Lacaita, "Modeling of programming and 
read performance in phase-change memories - Part II: Program disturb and mixed-scaling 
approach," IEEE Trans. Elec. Dev., vol. 55, pp. 515-522, Feb 2008. 
[26] D. Ielmini, D. Sharma, S. Lavizzari, and A. L. Lacaita, "Reliability impact of 
chalcogenide-structure relaxation in phase-change memory (PCM) cells-part I: 
Experimental study," IEEE Trans. Elec. Dev., vol. 56, pp. 1070-1077, May 2009. 
[27] D. Ielmini and Y. G. Zhang, "Analytical model for subthreshold conduction and 
threshold switching in chalcogenide-based memory devices," Journal of Applied Physics, 
vol. 102, p. 054517, Sep 1 2007. 
[28] Y. C. Lin, J. W. Bai, and Y. Huang, "Self-aligned nanolithography in a nanogap," Nano 
Letters, vol. 9, pp. 2234-2238, Jun 2009. 
[29] X. Guo, J. P. Small, J. E. Klare, J. Hone, P. Kim, and C. Nuckolls, "Covalently bridging 
gaps in single-walled carbon nanotubes with conducting molecules," Science, vol. 311, 
pp. 356-359, January 20, 2006 2006. 
[30] B. M. Venkatesan, D. Estrada, S. Banerjee, M.-H. Bae, E. Pop, and R. Bashir, "Stacked 
graphene-Al2O3 nanopore sensors for sensitive detection of DNA and DNA-protein 
complexes," ACS Nano, vol. 6, pp. 441-450, 2012. 
[31] I. R. Chen and E. Pop, "Compact thermal model for vertical nanowire phase-change 
memory cells," IEEE Transactions on Electron Devices, vol. 56, pp. 1523-1528, Jul 
2009. 
[32] E. Pop, "The role of electrical and thermal contact resistance for Joule breakdown of 
single-wall carbon nanotubes," Nanotechnology, vol. 19, p. 295202, Jul 23 2008. 
 
 
84 
 
CHAPTER 6 
RESISTIVE RANDOM ACCESS MEMORY WITH CARBON NANOTUBE CROSSBAR 
ELECTRODES 
  
Besides phase change memory, resistive random access memory (RRAM) has attracted 
much attention because of its potential for high performance, scalability and facile integration 
into current silicon-based CMOS technology. After demonstrating that PCMs are compatible 
with the nanoscale CNT electrodes in the lateral configuration, we start to build vertical 
nanotube-RRAM crossbar arrays (Figure 6.1) with high density and lower power consumptions. 
The ideal crossbar device consists of two orthogonal carbon nanotubes with a thin layer of 
RRAM core in the CNT cross-point, as shown in Figure 6.1 (A). The CNT cross-point has an 
area ~ 4 nm2, further shrinking the RRAM bit cross-sectional area (volume). This should in turn 
lower the programming energy and current of the RRAM device. 
6.1 Aligned CNT Growth and Transfer  
Aligned CNTs are grown by chemical vapor deposition on ST-cut quartz (Hoffman 
Materials) using ferritin (Sigma-Aldrich) as catalyst and CH4 as carbon source [1]. We could 
control the CNT density by varying the ferritin concentration and the flow rates of gases during 
the growth. Figure 6.2 shows our approach to grow aligned CNT arrays with density of 5 
tubes/µm and 0.5 tubes/µm [2]. Our CVD grown CNTs could easily achieve tens of microns in 
length, allowing us to fabricate high-density cross junctions.  
Aligned CNTs grown on quartz are transferred onto SiO2 (300 nm) / Si substrates in order to 
characterize the electrical properties of the arrays with the Si back gate. Figure 6.3 outlines the 
transfer process from the arbitrary donating substrate to essentially any receiving substrate [2]. 
                                                 
This chapter is partly reprinted with permission from C.-L. Tsai, F. Xiong, E. Pop, and M. Shim, 
“Resistive random access memory enabled by carbon nanotube crossbar electrodes,” ACS Nano, 
vol. 7, pp. 5360-5366, 2013. Copyright American Chemical Society 2013. 
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We coat 10% wt% polyvinyl alcohol (PVA) on the donating substrate and bake it for 10 minutes 
at 60 °C on a hot plate, after allowing it to stand for five minutes first. We then place a thermal 
release tape (REVALPHA, 90 °C, 4.8 N/20 mm adhesive strength) on top of the PVA. We use a 
cotton swab to gently press down the thermal tap to improve the adhesion between the tape and 
the PVA. Afterward, we peel off the thermal tape from the donating substrate and transfer 
everything (thermal tape/PVA/CNTs) onto the receiving substrate. We then heat up the receiving 
substrate to 110 °C for 10 minutes so that the thermal tape loses its adhesion completely. After 
removing the thermal tape, we coat the receiving substrate with 60 °C water droplet for 10 
minutes to gently dissolve the PVA without misaligning the CNTs underneath. We then 
submerge the receiving substrate into 60 °C water bath for an additional 10 minutes. Lastly, we 
anneal the receiving substrate at 400 °C under 500 sccm flow of Ar and H2 for one hour to 
remove any remaining PVA residues. Figure 6.4 demonstrates success transfer of aligned CNTs 
from the quartz substrate to SiO2/Si substrate [2]. 
Lithographically patterned metal pads (2 nm Ti and 50 nm Pd) were deposited to define 7 
μm long CNT electrodes. CNTs outside this region are etched by O2 plasma to isolate devices. 
Devices are subsequently annealed at 400 °C with Ar and H2 flow to ensure good contact 
between the metal pads and the CNTs. 
6.2 Self-Aligned Cu Mask Technique 
To build energy efficient crossbar CNT-memory arrays, it is essential to build individually 
addressable CNT electrodes. By adopting the self-aligned technique we developed in Chapter 5, 
we present a novel approach to preferentially select the most conducting metallic or semi-
conducting CNT in the channel and remove all other CNTs [3].  Electrical breakdown, when 
carefully performed, can reduce the number of CNTs spanning a pair of electrodes down to one, 
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but this method selects the least conductive CNT in the channel, which leads to poor device 
performance. Our approach, on the other hand, allows us to keep the most conductive CNT in the 
channel. 
Our approach exploits the ability to create a trench within a thin film of PMMA by Joule 
heating of the underlying CNT [4]. When applied to a channel consisting of multiple CNTs, the 
most conducting CNT reaches the highest temperature first leading to a simple means of 
selectively opening a trench surrounding it and therefore providing physical access for further 
manipulation. Subsequent deposition of Cu and lift-off leads to a Cu nanowire that self-aligns 
with the underlying CNT. The Cu nanowire serves as a sacrificial etch mask and is removed after 
the reactive ion etching step. This selection process for the most conducting CNT within a 
channel via self-aligned etch mask is depicted along with AFM images before and after self-
aligned Cu nanowire mask removal in Figure 6.5. The AFM height profiles show that the Cu 
mask is ~30 nm in height and the resulting CNT is ~1.5 nm in diameter suggesting that there is 
no significant Cu residue after its removal. While the choice of Cu here is due to simple and 
well-known solution chemistry for its removal, our approach should be applicable to other 
materials as well. 
The electrical characteristics of a metallic CNT device before and after the self-aligned Cu 
nanowire mask process are shown in Figure 6.6. The transfer characteristics of the original 
multiple-CNT device exhibits gate voltage dependence indicating the presence of some 
semiconducting CNTs in the channel. During Joule heating, the most conductive CNT forms a 
trench first due to the largest current flow. By limiting the applied bias across the channel while 
applying positive gate voltage to turn off semiconducting CNTs, the trench formation can be 
limited to be around a single metallic CNT. Then Cu can be selectively deposited on the most 
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conductive metallic CNT. Figure 6.6 (A) shows the transfer characteristics of the device before 
and after selection process and Figure 6.6 (B) is the output characteristics of the selected single 
metallic CNT. The gate dependence is eliminated while the current remains reasonably high. 
In order to investigate the temperature profile in our devices and the minimal power required 
for the trench formation process, we have developed a finite element model (FEM) using a 
commercial package (COMSOL Multiphysics). Our three-dimensional (3D) simulation platform 
is consistent with the experimental setup and self-consistently takes into account the electrical, 
thermal and Joule heating interactions. Simulation parameters including electrical resistivities, 
thermal conductivities, thermal boundary resistances and electrical contact resistances have been 
reported in detail elsewhere [4]. Our electrothermal simulation indicates that for a 4 µm long 
CNT device, the input power (excluding power dissipation in the contacts) should be at least 
0.65 mW to facilitate trench formation at 110 °C. This suggests that only CNTs with a resistance 
less than ~850 k could dissipate enough power to melt the PMMA film and form the trench. 
This is consistent with our experimental results where typical resistances of the 4-µm CNTs that 
could successfully form the trenches are ~100-1000 kΩ. 
6.3 CNT Crossbar-RRAM Device 
Among several nonvolatile memory candidates, resistive random access memory (RRAM) 
has attracted much attention because of its potential for high performance, scalability and facile 
integration into current silicon-based CMOS technology [5, 6]. In addition, resistive switching 
behavior observed in a wide variety of materials including metal oxides [7, 8], organics [9], and 
nanocomposites [10] along with flexible device designs (e.g., lateral [11] vs. vertical [6] bits) and 
electrode materials [12, 13] make RRAMs promising for device integration and performance 
optimization. However, most current RRAMs utilize conventional lithographic processes for 
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fabricating metal electrodes which define the active switching area and therefore limit the 
memory density [6]. Due to their exceptional electrical, thermal, and mechanical properties, 
carbon nanotubes (CNTs), in particular single-walled CNTs, are attractive as electrode materials 
[10, 11]. Their nanometer dimensions (e.g. diameter 1-2 nm) are also useful in providing insights 
into fundamental RRAM scaling limits, as metal electrodes are very difficult to pattern at sub-10 
nm dimensions. In addition, recent progress in the growth of nearly perfectly aligned CNTs on 
quartz substrates [1] along with transfer and integration techniques onto arbitrary substrates [14] 
may provide a feasible route towards ultra-high density high-performance RRAMs using CNT 
electrodes. 
An example of devices prepared in this dissertation is shown in Figure 6.7 [15]. These 
RRAMs consist of crossbar electrodes of horizontally aligned CNTs sandwiching thin (~5.5 nm) 
AlOx films. The top and bottom layers of CNT electrodes are contacted by separate Ti/Pd pads. 
Figure 6.8 (A) shows the bipolar switching behavior of a CNT/AlOx/CNT device consisting of 
metallic CNTs for both top and bottom electrodes (one on bottom and two on top, leading to a 
total of two CNT-CNT cross-points as verified by atomic force microscopy – not shown). A 
current compliance of 1 μA was imposed for the forming step and the set operations as usually 
recommended for operation of most RRAMs. No compliance was imposed for the reset 
operation. Despite an apparent symmetric CNT/AlOx/CNT geometry, bipolar behavior can be 
expected here since the top and the bottom CNTs may have different resistances. This device 
exhibits reasonable set/reset voltages (+5.5/-3.5 V) after the initial forming step at ~8 V. This 
slightly higher forming voltage is consistent with most metal-oxide RRAMs and is necessary to 
initiate subsequent resistive switching behavior. The set/reset voltages of crossbar RRAMs 
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fabricated here remain stable within ~ ±0.5 V. Within our measurement time of 12,500 s, good 
retention is demonstrated for this device. 
Our four-contact pad configuration allows us to measure current-voltage (I-V) characteristics 
of top and bottom CNTs separately, as shown in Figure 6.8 (B). Both CNT electrodes show 
Ohmic or near-Ohmic behavior in this particular case (i.e. metallic or sufficiently doped 
semiconducting CNTs). The HRS in Figure 6.8 (A) can be described reasonably well by log(I) ~ 
V1/2, which is consistent with but does not necessarily confirm the Schottky emission type 
conduction mechanism [16, 17]. We note that the HRS does not exhibit a pronounced asymmetry 
(like a typical Schottky diode) either due to near symmetric CNT/AlOx/CNT device structure or, 
more likely, due to the high resistance of the AlOx OFF state dominating the overall resistance. 
The LRS value (~40 is close to that of the more resistive CNT electrode, the bottom one in 
this case. This device shows a remarkably low reset current of ~10 nA with large ON/OFF ratio 
of ~4000. 
Figure 6.8 (C) shows the switching behavior of an RRAM device with semiconducting CNT 
electrodes with three CNT cross-points. The semiconducting nature of the bottom electrode is 
confirmed by the transfer characteristics shown in the inset of Figure 6.8 (D). The top electrode 
consists of three CNTs that we expect to also be all semiconducting (as suggested by I-V 
characteristics in Figure 6.8 (D) showing nonlinear behavior with fairly high resistance). Despite 
the relatively high resistance, AlOx can be successfully switched with these semiconducting CNT 
electrodes with similar parameters, albeit slightly higher voltages, as the device with metallic 
CNT electrodes shown in Figure 6.8 (A). We observe set/reset voltages of +8/-8 V and reset 
current of only ~13 nA. However, unlike the metallic CNT-based RRAM of Figures 6.8 (A-B), 
this device exhibits a smaller ON/OFF ratio of ~70. This difference arises from the fact that the 
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HRS, which is dictated by the OFF-state AlOx resistance (and independent of CNT electrode 
resistance), is similar for both devices whereas the LRS, in most cases, is largely determined by 
the CNT electrode with higher resistance as discussed below. 
For completeness, the switching behavior and I-V characteristics of a device with 
semiconducting-metallic CNT top-bottom electrodes are shown in Figures 6.8 (E-F). This device 
with semiconducting-metallic CNT electrode pair exhibits characteristics that appear to be more 
similar to the semiconducting-semiconducting case rather than the metallic-metallic case 
described above. That is, the higher resistance semiconducting top CNT electrode leads to higher 
set/reset voltages with lower ON/OFF ratio. These similarities and differences between metallic 
and semiconducting CNT crossbar RRAMs distinguish our devices from recently reported two-
terminal semiconducting CNT memories which rely on charge migration between CNTs and 
substrates. For example, devices relying on substrate charging effects in reference [11] undergo 
significant recovery within a few hours of switching and require set/reset voltages that are 
opposite in polarity as devices developed here when using p-type semiconducting CNTs. More 
strikingly, devices in reference [11] can only be achieved using semiconducting CNTs whereas 
our devices can use both metallic and semiconducting CNTs with larger ON/OFF ratio for 
metallic CNTs. 
In order to gain insights into the impact of a combination of semiconducting and metallic 
CNTs on RRAM device operation and scaling behavior, we consider here the variations in the 
HRS/LRS resistances and set/reset voltages. The HRS is independent of CNT electronic type and 
the number of cross-points within a device and the resistance values are >10 GΩ (Figure 6.9 
(A)), similar to that of a control device without any CNTs (i.e., metal pads and AlOx as shown in 
Figure 6.7, but without the presence of the CNTs). On the other hand, the LRS and the set/reset 
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voltages appear to have some dependence on the CNT electronic type, with metallic-metallic 
CNT-CNT crossbars exhibiting the lowest resistance and voltages, and semiconducting-
semiconducting cases exhibiting the highest. Within the range of the number of CNT-CNT 
junctions examined (1 to 40), the LRS shows no obvious dependence on the number of CNT 
cross-points other than increasing scatter in the data as the number of cross-points approach one 
and the minimum resistance value of ~10 M being independent of the number of cross-points 
(Figure 6.9). Set and reset voltages also exhibit similar trend in the scatter and the minimum 
voltage value with number of CNT-CNT junctions. These results combined with CNT electrode 
resistance dependence discussed below suggest that single cross-point, independent of the 
number of CNT-CNT junctions, determine the switching characteristics of these RRAMs. Hence, 
despite the variations in CNT electronic type and the number of cross-points, all devices 
fabricated here exhibited very small programming current of ~1 to 100 nA and switching power 
of 6 to 700 nW. 
Similar to the trends with CNT electronic type and the number of cross-points, Figure 6.10 
(A) shows that the HRS is also independent of the resistances of CNT electrodes. However, the 
LRS exhibits stronger dependence on the resistance of the more resistive CNT electrode than the 
electronic type or the number of cross-points. Both set/reset voltages also show significant 
dependence on the CNT electrode resistance, scaling approximately linearly with CNT electrode 
resistance, as shown in Figure 6.10 (B). The slight dependence of LRS seen with electronic type 
is due to the fact that semiconducting CNTs usually exhibit higher resistance because they are 
not fully “turned on.” The LRS shows linear dependence on the higher resistance CNT electrode 
down to approximately 10 M. The solid black line in Figure 6.10 (A) has a slope of 1 and a y-
intercept of 0 indicating that the LRS of these RRAMs is dominated by the CNT electrode 
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resistance. That is, the resistances of the conducting filament in the AlOx and the interface 
between CNT and AlOx are negligible in this regime. The LRS becomes constant (~10 MΩ as 
indicated by the dashed line), independent of CNT electrode resistance, when the CNT electrode 
resistance of the device is less than ~10 M. This limit occurs because when CNTs are 
sufficiently conductive, the resistance of the AlOx in its ON-state (plus possible interfacial 
resistance), i.e., of a single conducting filament in AlOx, dictates the device characteristics. 
The constant LRS of ~10 M in the limit of sufficiently conductive CNT electrodes (Figure 
6.10 (A)) and the increasing scatter in the LRS with decreasing number of cross-points (Figure 
6.9 (A)) can be explained by considering the overall switching behavior being determined by 
only a single CNT-CNT junction even if there are multiple cross-points. As the number of CNTs 
increases, the resistance of the most conductive CNT will approach a similar low value, i.e., < 10 
M. The least resistive path determined by the most conducting CNT, once switched ON, will 
make it much more difficult for other cross-points to be turned ON as well. A single active cross-
point, despite the device having multiple CNT-CNT junctions, then leads to similar LRS 
determined by the resistance of single conducting filament of the AlOx within that cross-point 
(i.e., ~10 M). When there is only one or a very limited number of cross-points, the resistance of 
the most conductive CNT would vary widely from device to device leading to a large variation in 
the LRS, which in many cases will be determined by the CNT resistance. 
Devices that deviate from the linear dependence of LRS on CNT electrode resistance near 
10 M  and below in Figure 6.10 (A) provide further insights on device characteristics that may 
facilitate performance improvements. The filled and open squares correspond to devices that 
have undergone a forming step with a current compliance of 1 μA. For these devices, when the 
CNT electrode resistance is > ~10 M, the expected multiple switching behavior is observed 
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(filled squares). When the CNT electrodes are more conductive (i.e., < ~10 M in resistance), 
these devices cannot be switched multiple times and remain ON permanently (open squares). For 
some cases, current of ~1 μA is sufficient to cause permanent breakdown of the small AlOx 
filament at the CNT cross-points during the forming step. Other devices have permanent 
breakdown occurring during the reset step. We do not impose a current compliance for the reset 
step, and current jumps larger than those of the forming step are observed when these devices 
breakdown. One way to avoid both types of breakdown is to impose a smaller current 
compliance during the forming step. The filled diamonds in Figure 6.10 (A) correspond to 
devices with CNT electrode resistance < ~10 M  that have undergone the forming process with 
a compliance of 100 nA. These devices can be switched multiple times similar to the devices 
with more resistive CNT electrodes. 
These observations on the dependence of LRS on CNT electrode resistance and how current 
compliance affects permanent breakdown behavior suggest three important points. First, as 
discussed above, the ~10 M limit for the LRS being independent of the number of cross-points in 
a device may imply that even with multiple CNT cross-points, there is likely to be only one 
active channel undergoing the switching event (the most conductive junction including CNT 
resistance). Second, CNT electrodes with resistance higher than ~10 M  behave as built -in 
series resistors that automatically set a current compliance preventing accidental permanent 
breakdown of these RRAMs. That is, choosing CNT electrodes with slightly higher resistance 
than that of the conducting filament within the AlOx layer provides a simple means to achieve 
devices without much sacrifice in power consumption and ON/OFF ratio. Third, our results 
suggest the resistance of a single conductive filament of 5.5 nm thick AlOx to be ~10 MΩ at the 
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intersection of two CNTs. This is an essential quantity for the future understanding of the 
scalability limits of such RRAM technology. 
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6.4 Figures 
 
  
 
Figure 6.1 (A) A thin layer of resistive random access memory (RRAM) is deposited between the cross-
point of two orthogonal CNT electrodes. The cross-sectional area of the active RRAM bit is ~ 4 nm2. (B) 
Nanotube-RRAM array as an ultra-low power non-volatile memory. 
 
Figure 6.2 SEM images of aligned arrays of CNTs grown on quartz substrates [2]. Left and right images 
show density of ~5 tubes/µm and 0.5 tubes/µm, respectively. 
  λ ~ 2 nm
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PCM
(a)
(top view)
A
(B)(A)
96 
 
  
 
Figure 6.3 Schematics of the transfer process using PVA as transfer medium [2]. 
 
Figure 6.4 (A) SEM image of transferred CNTs onto SiO2/Si substrate [2]. (B) CNT crossbar structure 
by transferring a second layer of CNTs perpendicular to the first layer [2]. 
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Figure 6.5 (A) Schematic describing the fabrication process leading to a single CNT device via self-
aligned Cu mask [3]. AFM images of the Cu nanowire covering the selected CNT after liftoff. (B) and the 
one remaining CNT after oxygen RIE and Cu etching. (C) The scale bars are 1 mm. 
(A)
(B) (C)
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Figure 6.6 (A) Transfer characteristics of a device before and after the self-aligned Cu etch mask process 
to select individual metallic CNT. (B) Output characteristics of the selected single metallic CNT [3]. 
 
Figure 6.7 (A) Schematic of carbon nanotube (CNT) crossbar electrodes with AlOx resistive random 
access memory (RRAM) bit at their intersection. (B) Scanning electron micrograph (SEM) of the RRAM 
bit structure, including metal contacts to CNTs. Inset shows optical image of adjacent fabricated crossbar 
devices. The distance between each Ti/Pd contact pair is ~7 μm and the AlOx film thickness is ~5.5 nm 
[15]. 
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Figure 6.8 Switching behavior of AlOx RRAMs with (A) metallic-metallic, (C) semiconducting-
semiconducting, and (E) semiconducting-metallic top-bottom CNT crossbar electrodes [15]. (B, D, F) 
Corresponding I-V characteristics of top (red) and bottom (black) CNTs. The sharp current rise in the top 
electrode voltage > 0 V sweep represents the set process and the sharp current drop in the top electrode 
voltage < 0 V sweep represents the reset process. “Jumps” in the current prior to switching (e.g., near -2.5 
V for the LRS in part (A)) are noise, which may be due to dynamic competition between set and reset 
process. The bottom electrode is typically more resistive, most likely due to changes (decrease) in p-
doping after AlOx deposition. Top-left insets in (B), (D), and (F) show the ON/OFF ratio of the RRAM 
device measured with top electrode voltage = 1.5 V. The bottom-right inset in part (d) shows the transfer 
characteristics of the bottom semiconducting CNT (bottom right) at Vd = 50 mV. 
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Figure 6.9 (A) Crossbar RRAM resistance of HRS (red circles) and LRS (black squares) and (B) set 
(black squares) and reset (red circles) voltages as a function of the number of CNT cross-points. Only 
devices that can undergo multiple switching cycles are plotted in part (B) [15]. 
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Figure 6.10 (A) Crossbar RRAM high resistance state (HRS, red circles) and low resistance state (LRS, 
black squares and diamonds) as a function of the resistance of the most resistive CNT electrode. The solid 
black line of slope 1 shows a one-to-one correspondence between the LRS and the CNT electrode 
resistance. The LRS becomes independent of CNT electrode resistance near 10 MΩ as emphasized by the 
dashed line. The HRS is independent of CNT electrode resistance throughout the range examined (red 
line). Filled and open squares correspond to devices that used a compliance of 1 μA for the initial forming 
step. Filled squares are the typical devices that can undergo multiple switching cycles, whereas open 
squares correspond to devices that cannot be switched back once turned on. Filled diamonds correspond 
to devices that were formed with a smaller 100 nA compliance. These devices span similar CNT 
resistance range as the open-square devices, but exhibit multiple switching cycles. (B) Set (black squares) 
and reset (red circles) voltages of the RRAMs as a function of the more resistive CNT electrode resistance 
[15]. The lines are linear fits. 
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CHAPTER 7 
CONCLUSIONS 
7.1 Summary  
Power dissipation is a key challenge for future integrated circuits. In this context, phase 
change materials have attracted wide interest for memory and reprogrammable circuit 
applications with low voltage operation, fast switching, and high endurance [1, 2]. PCMs could 
also enable a “universal” memory, replacing all data storage from random-access memory to 
hard disks [3]. PCMs are chalcogenides like Ge2Sb2Te5 which have amorphous and crystalline 
phases with contrasting electrical and optical properties. The data in electrically programmable 
PCMs are stored as changes in bit resistance, which can be reversibly switched with short 
voltage pulses and localized Joule heating.  
However, a drawback of PCMs has been their high programming current (>0.1 mA), as 
Joule heat must be delivered to a finite bit volume [3]. This limitation is inherent in the layout of 
current PCM devices where heat must be transferred to a significant volume of the PCM bit. One 
solution is to design the PCM cell structure such that the current path through the device only 
passes through a very small cross-sectional area. This way, the volume of PCM which must 
undergo a phase transformation is reduced, which in turn lowers the power and current.  In this 
dissertation, we use carbon nanotubes as nanoscale electrodes to induce reversible phase change 
in an extremely small volume of the GST bit. Carbon nanotubes are 1D cylindrical arrangements 
of carbon atoms. Single-walled carbon nanotubes have diameters ranging from 0.5 to 4 nm, 
making them the smallest 1D electrodes know to man. CNTs also offer high mobility (~104 
cm2V-1s-1), large maximum current carrying density (~109 Acm-2), mechanical robustness 
(breakdown temperature >2000 ˚C in inert environment) and are immune to the electromigration 
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process. All of these features make CNTs the ideal candidates to serve as nanoscale electrodes 
for low-power PCM devices. 
In the first step of this dissertation, we demonstrated that the GST deposition process is 
compatible with CNTs, and that CNT heaters with sub-5 nm diameter can induce highly 
localized phase change in GST with programming currents on the order of 10 μA [4]. We then 
built novel PCM memory devices by placing a small GST bit into the nanogap between two CNT 
electrodes [5]. By minimizing the active phase change region, we reduced the programming 
currents to the sub-5 μA, more than two orders of magnitude below the previous state-of-the-art. 
Memory switching with pulsed measurements showed ultra-low energy consumption (~fJ/bit), 
enabled by the very small volume of PCM addressed with a single CNT. We also performed a 
device scaling study on more than 100 such devices, which suggests that our device is highly 
scalable with the bit size and memory switching is possible with voltages below 1 V and energy 
less than fJ/bit. Finite element simulations by COMSOL Multiphysics confirmed our 
experimental results and helped us optimize the device structure. 
To further scale down such devices, we have decently developed a novel approach to 
fabricate PCM nanowires that are self-aligned with CNT electrodes, without the need for 
complex lithography [6]. By covering our CNT device with PMMA (eBeam resist) and then 
passing current through the CNT, the device gets hot from Joule heating, which evaporates the 
PMMA directly covering the CNT and creates a narrow trench. We then create nanogap in the 
CNT and sputter-deposit PCMs to fill the nanogap and trench in PMMA. A PCM nanowire that 
is self-aligned with the two CNT electrodes is formed, after PMMA lift-off. Such memory bits 
achieve even lower programming currents (~0.1 μA set, ~1.6 μA reset) and power consumption. 
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The devices also offer outstanding on/off ratios (>103), approaching intrinsic switching limits of 
the PCM resistance, and improved endurance and stability. 
By adopting the self-aligned technique, we are able to build self-aligned trenches formed in 
a photoresist through Joule heating of an underlying CNT to derive a simple method for 
obtaining large numbers of single connection CNT devices [7]. This simple and novel approach 
allows the selection of the highest performance CNT of desired metallic or semiconducting 
character. 
We also demonstrate CNT/AlOx/CNT crossbar RRAMs [8] with programming current as 
low as 1 nA and ON/OFF ratio up to 5×105. All devices fabricated here exhibit very low reset 
currents (1 – 100 nA), with reset voltage ranging from 2 to 10 V. Using switching time of ~10 ns 
observed in AlOx RRAMs,  we estimate switching energy of 60 to 7000 aJ per bit. These results 
are essential for understanding the ultimate scaling limits of RRAM at single-nanometer bit 
dimensions. 
In summary, from a practical aspect, this research has demonstrated PCM-based memory 
with 100× lower power consumption than the existing state-of-the-art. In particular, this was 
achieved by using carbon-based nanomaterials (carbon nanotubes and graphene nanoribbons) as 
the PCM electrodes. This dissertation has also addressed challenges of nanomaterial 
compatibility and novel nanofabrication, which are important in a post-CMOS industry. From a 
fundamental aspect, this dissertation has examined the ultimate scalability of PCM devices, 
down to dimensions of 1-5 nm (addressable by the CNTs), and the minimum energy required to 
switch a PCM device, down to femtojoules per bit (vs. picojoules in existing technology). 
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7.2 Future Work 
Nanotechnology has profound impacts on many aspects of our society. There are many more 
exciting opportunities related to nanoscale materials synthesis and characterizations and the 
development of energy-efficient nanoscale memory structures. 
In the next step, we propose to build the nanotube-PCM crossbar device. We will adopt the 
aligned CNT growth technique and the thermal tape transfer technique to build the 3D stackable 
CNT crossbar arrays. We will also use one self-aligned Cu etch mask technique to control the 
CNT connections and quality. After we successfully fabricate the proposed crossbar device, we 
could then try to induce reversible switching of the cross-point PCM bit by applying voltage 
pulses through the top and bottom CNT electrodes. We expect to demonstrate low-energy (~1 
fJ/bit) memory switching with sub-µA programming currents with the CNT crossbar structure. 
Using our existing platform, we will continue to explore the fundamental limits (down to  
10-9 m size and 10-15 J energy) of these materials by placing them in a cross-bar configuration 
and explore their compatibility with other nanomaterials. By adopting our self-aligned nanowire 
fabrication technique, we will examine the compatibility of PCMs and RRAMs with different 
metals at nanoscale level. This will be critical in minimizing power dissipation for 
nanoelectronics. 
We will also explore to build PCM/RRAM-based low-power flexible memory devices. Most 
flexible electronics system will require data processing and storage. Yet little research has been 
done to study flexible memory devices since most transistors built on organic substrates have 
insufficient mobility to drive conventional charge-based memory. By adopting the low-power, 
non-charge based technology such as PCM and RRAM, we could achieve high-performance 
flexible memory devices.  
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